Skip to content
Change the repository type filter

All

    Repositories list

    • Verilog AXI stream components for FPGA implementation
      Python
      MIT License
      229000Updated Jan 8, 2024Jan 8, 2024
    • SystemVerilog plugin for Sublime Text
      Python
      Apache License 2.0
      17000Updated Sep 9, 2023Sep 9, 2023
    • Verilog Ethernet components for FPGA implementation
      Verilog
      MIT License
      706000Updated Aug 11, 2023Aug 11, 2023
    • netbox

      Public
      The premier source of truth powering network automation. Open source under Apache 2. Public demo: https://demo.netbox.dev
      Python
      Apache License 2.0
      2.6k000Updated May 11, 2023May 11, 2023
    • netaddr

      Public
      A network address manipulation library for Python
      Python
      Other
      177001Updated May 4, 2023May 4, 2023
    • cocotb

      Public
      cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
      Python
      BSD 3-Clause "New" or "Revised" License
      512000Updated Aug 17, 2022Aug 17, 2022
    • vunit

      Public
      VUnit is a unit testing framework for VHDL/SystemVerilog
      VHDL
      Other
      263000Updated Aug 16, 2022Aug 16, 2022
    • svlint

      Public
      SystemVerilog linter
      Rust
      MIT License
      33000Updated Aug 12, 2022Aug 12, 2022
    • osvb

      Public
      Open Source Verification Bundle for VHDL and System Verilog
      Python
      Apache License 2.0
      7000Updated Jul 5, 2022Jul 5, 2022
    • eradicate

      Public
      Removes commented-out code from Python files
      Python
      25000Updated Nov 1, 2021Nov 1, 2021
    • Pytest plugin to test for commented out code
      Python
      5000Updated Jul 9, 2021Jul 9, 2021
    • kosia

      Public
      Kepler Open Source Interference Analysis tool (KOSIA)
      Python
      GNU Affero General Public License v3.0
      0100Updated Jul 9, 2021Jul 9, 2021
    • Generate a text file of Two Line Elements (TLEs) from an ITU filing database (.mdb)
      Python
      GNU Affero General Public License v3.0
      0000Updated Jun 4, 2021Jun 4, 2021
    • Python
      GNU Lesser General Public License v2.1
      0000Updated Oct 16, 2020Oct 16, 2020
    • Verilog AXI components for FPGA implementation
      Verilog
      MIT License
      448000Updated Aug 27, 2020Aug 27, 2020
    • SublimeText3 bits for Quartus, ModelSim, and VUnit Integration mirror of https://phabricator.kairohm.dev/diffusion/10/
      SystemVerilog
      GNU General Public License v3.0
      1000Updated Sep 9, 2018Sep 9, 2018