UART Transciever v1.1

Majority three voting added
Removed using a logic generated clock for bit sampling, instead now using system clock and a big counter!

Full Changelog: v1.0...v1.1

UART Transciever v1.0

Made tb test rx and tx simultaneously

Made some variable name changes