Department of Electrical and Computer Engineering University of Colorado at Boulder

ECEN5730 - Practical PCB design



 $\underset{\mathrm{Report}}{\mathbf{Board}} \; \mathbf{555}$

Submitted by Parth Thakkar

Submitted on January 27, 2024

Contents

Li	st of Figures	1
Li	st of Tables	1
1	Objective / Purpose of Lab	2
2	Component listing	3
3	Napkin Sketch	3
4	Calculations	4
5	Scope shots with analysis	5
6	Conclusion	9
آ ن ا	 Idealized frequency response of a Bandpass Schematic for variable duty-cycle 555 Timer Capacitor Charging and Discharging Duty cycle after setting potentiometer to set at 15k scope capture for rise and fall time for Fast NE555 scope capture for rise and fall time for Slow NE555 duty cycle = 92% duty cycle = 0.07% Breadboard Implementation 	2 4 5 5 6 6 7 7
	10 Top layer PCB	10 10
L	ist of Tables	
	Prescribed Filter specifications	3 8 8

1 Objective / Purpose of Lab

The goal of this laboratory exercise is to build and analyze a circuit using two types of 555 timer ICs, one fast and one slow. The main tasks include:

- 1. Construct a circuit with a fast 555 timer IC, and then replace it with a slow 555 timer IC. Observe and compare the rise and fall times of the output signals, the waveform shapes, and the output voltage levels in two scenarios: driving an open circuit and driving a circuit with a 50 ohm resistor and LED in series.
- 2. Modify the circuit to drive an LED using three different series resistors: 50 ohms, 1k ohms, and 10k ohms. Record the differences in the output voltage for each resistor value.
- 3. Using an oscilloscope with a 10x probe, measure the rise and fall time of the 555 timer output for each IC type, both with and without the 50 ohm resistor and LED. Also, determine the frequency and duty cycle of the output signal. These measurements should first be estimated visually before using the scope's cursor or measurement functions for accuracy.
- 4. Compare the observed values with the predicted values for frequency and duty cycle, noting any significant differences or insights gained.

This exercise aims to develop a practical understanding of the 555 timer IC's behavior in different configurations and load conditions. here is block diagram of the system,




Figure 1: Idealized frequency response of a Bandpass

2 Component listing

Component Name	Usecase	Symbol	Value
			_
1 x Capacitor	Charging Discharging Capacitor	C5	$0.1 \mu \mathrm{F}$
1 x Capacitor	Decoupling cap	C5	$22\mu\mathrm{F}$
1 x Capacitor	Filter Capacitor	C5	$10\mu\mathrm{F}$
1 x Potentiometer	Change the Waveform Dutycycle	R2	$10 \mathrm{k}\Omega$
$1 \times Resistor$	Discharging rate Resistor	R3	$15 \mathrm{k}\Omega$
$1 \times Resistor$	Current Limiting resistor	R4	50Ω
$1 \times Resistor$	Current Limiting resistor	R5	300Ω
$1 \times Resistor$	Current Limiting resistor	R6	$1 \mathrm{k} \Omega$
$1 \times Resistor$	Current Limiting resistor	R7	$10 \mathrm{k}\Omega$
1x NE555	Timer IC	U1	
$1 \times Diode$	Discharging bypass Diode	D1	
$3 \times Switch$	To isolate the Circuit	SW	
3 x LEDs	For output	LED	

Table 1: Prescribed Filter specifications

3 Napkin Sketch

Circuit given in the lab manual can give us approx 60% of duty cycle, So I have come up with my circuit to make the circuit work at 50% duty cycle and also be able to vary the circuit for simple circuit we can see that the overall time for one cycle would be

$$T_{total} = T_{charging} + T_{discharging}$$

And expanding each timing term would give us,

$$T_{charging} = 0.693 \cdot (R_1 + R_2) \cdot C$$
$$T_{discharging} = 0.693 \cdot (R_2) \cdot C$$

so the total time for charging and Discharging would be,

$$T_{total} = 0.693 \cdot (R_1 + R_2) \cdot C + 0.693 \cdot (R_2) \cdot C$$
$$T_{total} = 0.693 \cdot (R_1 + 2 \cdot R_2) \cdot C$$

I have used bypass diode to remove resistance R2 while discharging the Capacitor so R2 would be removed from the equation and equation would become just,

$$T_{charging} = 0.693 \cdot (R_1 + R_2) \cdot C$$

 $T_{discharging} = 0.693 \cdot C$

$$T_{total} = 0.693 \cdot (R_1 + R_2) \cdot C$$

Here is the schematic with bypass diode to reduce the time for discharging the cap




Figure 2: Schematic for variable duty-cycle 555 Timer

4 Calculations

Equation for schematic with bypass diode is,

$$T_{total} = 0.693 \cdot (R_1 + R_2) \cdot C \tag{1}$$

We need 50% duty cycle so we will assume that $T_{charging}$ and $T_{discharging}$ is same.

$$T_{charging} = T_{discharging}$$

 $0.693 \cdot (R_1 + R_2) \cdot C = 0.693 \cdot C$
 $R_1 = R_2 (negative \ sign \ implies \ Current \ in \ reverse \ direction)$

We need 500Hz frequency and we are assuming C as $0.1\mu F$ putting this value in the equation and putting $R_1 = R_2$

$$T_{total} = 0.693 \cdot (R_1 + R_2) \cdot C$$

$$\left(\frac{1}{500}\right) = 0.693 \cdot (R_1 + R_2) \cdot C$$

$$\left(\frac{0.002}{0.693}\right) = 2 \cdot R_1 \cdot 0.1 \cdot 10^{-6}$$

$$\boxed{R_1 = 15k\Omega}$$

So, I have added R_2 as 15k ohm and R_1 is variable Potentiometer of $10\mathrm{k}\Omega$ so that we can change the output frequency.

5 Scope shots with analysis

Below Schematic 3 shows charging discharging of capactor at constant rate, it shows that it will start charging at 1/3 V and start discharging at 2/3 V.




Figure 3: Capacitor Charging and Discharging

Below reference scope image 4 is denoting frequency of 499.22Hz and duty cycle of 48% with setting potentiometer to match R_2 that is 15k.




Figure 4: Duty cycle after setting potentiometer to set at 15k

Here you can see in the image 5 the rise and fall time of Fast 555 timer IC is around 30ns and 40ns.



Figure 5: scope capture for rise and fall time for Fast NE555

Here you can see in the image 5 the rise and fall time of Slow 555 timer IC is around 30ns and 22ns.



Figure 6: scope capture for rise and fall time for Slow NE555

After setting knob to highest resistance we can see that the duty cycle increases to max of around 92%. see image 7




Figure 7: duty cycle = 92%

After setting knob to highest resistance we can see that the duty cycle increases to max of around 92%. see image 8



Figure 8: duty cycle = 0.07%

Also for the Current Consumption here is the

Component Name	Rise Time	Fall Time
NE555 fast	$29 \mathrm{ns}$	$22\mathrm{ns}$
NE555 slow	$30 \mathrm{ns}$	$44\mathrm{ns}$

Table 2: Rise-time and Fall-time

and Rise time and fall time for both IC is mentioned below

	${f 50}\Omega$	$\mathbf{1k}\Omega$	$\mathbf{10k}\Omega$
$\mathbf{Current}$	3.11 mA	$728~\mu\mathrm{A}$	$94 \mu A$
$\mathbf{Voltage}$	2.630 V	2.745 V	2.847V

Table 3: Current Consumption

This is happening as the datasheet suggest that the slow 555 would give large current draw and current sink in the output and fast one will have faster rise time and fall time but it would not be able to draw much current, more that 50mA from output

6 Conclusion

The lab demonstrated the characteristics of 555 timer ICs in various configurations. The primary objectives were met. And creating 2 layer PCB with understanding of how to use altium, debug the PCB and use theoretical knowledge to create it in software.

1. Circuit Construction and Analysis:

Observations showed distinct differences in the rise and fall times, waveform shapes, and output voltage levels when driving both an open circuit and a circuit loaded with a 50 ohm resistor and LED in series.

2. LED Driving with Variable Resistors:

Driving an LED with 50 ohm, 1k ohm, and 10k ohm resistors highlighted the impact of varying resistance on the output voltage. This variation was to understand the relationship between resistance and voltage.

3. Extra:

Manipulating the duty cycle using a potentiometer and a bypass diode, achieving a 50% duty cycle, as well as extremes near 0% and 92%, demonstrated the range of operation and the effects of resistance changes on the duty cycle.

4. Current Consumption Analysis:

The slow 555 IC showed a higher current draw capability, aligning with datasheet specifications, whereas the fast 555 IC exhibited quicker rise and fall times but limited current draw capability.

5. Integrating PCB Design into Learning:

The development of a 2-layer PCB Adding Test probe for voltage measurement and how to isolate the different part of circuit for debugging purpose in the pcb design.

Breadboard Implementation:




Figure 9: Breadboard Implementation

Here is the PCB design for top layer and bottom layer:




Figure 10: Top layer PCB




Figure 11: Bottom Layer PCB