Skip to content
View piyushkumarhcu's full-sized avatar
  • University of Hyderabad
  • Hyderabad

Block or report piyushkumarhcu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Compressed-Sensing Compressed-Sensing Public

    The term Compressed Sensing was conceived by David L. Donoho in 2006. With the leverage of extra information in terms of sparsity, the signal can be reconstructed without performing the usual steps…

    Verilog 6 2

  2. Discrete-Cosine-Transform-FPGA Discrete-Cosine-Transform-FPGA Public

    Discrete Cosine Transform (DCT) HDL code for FPGA implementation

    Verilog 3 2

  3. BitonicSort-HLS BitonicSort-HLS Public

    C++ 2 3

  4. BItonic-Sort-64IO BItonic-Sort-64IO Public

    C++ 1

  5. NullAlgo72IO NullAlgo72IO Public

    Vivado-HLS null algorithm with 72 input (16Gbps) and output (16Gbps)

    VHDL 1

  6. Zedboard-old Zedboard-old Public

    Forked from Digilent/Zedboard-old

    VHDL 1