Final Exam Review

https://powcoder.com

Add WeChat powcoder COMP 273 – Fall 2021

Slide deck number, roughly corresponding to lectures...

Add WeChat po


Introduction to Machine Structures

L1, PH 1.1-1.3


Textbook (Patterson and Hennessey) sections (see end of these slides wrt edition numbers)


- The 5 components of a PC
 - Control + Datapath (the processor)

 Assignment Project Exame Help
 - Memory
 - Input and Output devices://powce
- The Big Picture
 - High Level Language to Assembly Language (the compiler)
 - Assembly Language to machine code (the assembler)
- Technology trends



Instruction Set






Number Representation

L2, Provided Notes, PH 2.4, 3.1-3.4

Positional notation



Conversion of fractions


 Add WeChat powcoder


 Signed numbers, 2's complement notation

Basic arithmetic, addition, subtraction, overflow

- (multiplication and division covered more later)
- BCD, ASCII, Parity

Computer word	Even parity	Odd parity
* 001010100	Set * to 1	Set * to 0
* 001110100	Set * to 0	Set * to 1





Dec	Нех	Char	Dec	Нех	Char	Dec	Нех	Char	Dec	Нех	Char
0	00	Null	32	20	Space	64	40	0	96	60	`
1	01	Start of heading	33	21	į.	65	41	A	97	61	а
2	02	Start of text	34	22	"	66	42	В	98	62	b
3	03	End of text	35	23	#	67	43	С	99	63	c
4	04	End of transmit	36	24	Ş	68	44	D	100	64	d
5	05	Enquiry	37	25	÷	69	45	E	101	65	e
6	06	Acknowledge	38	26	٤	70	46	F	102	66	£
7	07	Audible bell	39	27	1	71	47	G	103	67	g
8	08	Backspace	40	28	(72	48	H	104	68	h
9	09	Horizontal tab	41	29)	73	49	Ι	105	69	i
10	OA	Line feed	42	2A	*	74	4A	J	106	6A	j
11	OB	Vertical tab	43	2B	+	75	4B	K	107	6B	k
12	OC.	Form feed	44	2C	,	76	4C	L	108	6C	1
13	OD	Carriage return	45	2 D	-	77	4D	M	109	6D	m
14	OE	Shift out	46	2 E		78	4E	N	110	6E	n

Number Representation L3, PH 3.5

IEEE Floating Point

Exponent Fraction 8 bits



Normalization to get scientific notation
 Assignment Project Exam Help
 Sign, biased exponent, fractional part (mantissa)

Single, double, precision


Add WeChat nowcodernalized number

Special numbers


+/- infinity, NaN

denormalized numbers


uu	Cellu	c prozero oc	Total manzed number
	1-254	Anything	± floating point number
	255	0	± infinity
	255	Nonzero	NaN (Not a Number)



- Addition, Multiplication
- Rounding of floating point numbers (discussed again in a later class)







Boolean Algebra and Digital Circuits L4, PH C.1-C.3

Laws of Boolean algebra

Algebraic simplification

• Truth tables / Don t Cares De Morgan Truth tables / Don t Cares De Morgan De Morgan Truth tables / Don t Cares De Morgan De

 $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

• Sum of Products / Pr


Design of simple arithmetickirchitspowcoder


Digital circuit gates: AND, OR, NOT, XOR


Half adder, Full adder, Subtraction


Encoders, Decoders, Multiplexors (L5)


Circuit Minimization, hard (not on exam)






















More, and Sequential Circuits L5, C.7-C.8

- Decoder, Encoder, MUX, ALU
- (how inputs propagatetres/protyperte)r.com
- - SR latch,
 - D latch,
 - D flip-flop,
 - Toggle Flip Flop





Registers and Memory L6, C.9

Clock O Clock

Registers (shift registers, count registers)

 Count up, count down, shift left, shift right Assignment Project Exam Help

bowcoder.com

Chat powcoder


Register File


Memory

– SRAM

– DRAM

- Tri-state buffers
- Synchronous RAM, DDR RAM





Multiplication and Division / FSMs

NOT ON EXAM

L7, PH 3.3-3.4 (again), C.10


 Sequential multiplication circuit (two versions)


- Shift registers, and controlles Project Exam Help


 Sequential division circuit (two versions)
 https://powcoder.com

– Issues with signed division WeChat powcoder


- Finite State Machines
 - Moore Machine vs Mealy Machine
 - Transition and output functions
 - Traffic light example, and others













MIPS arithmetic and memory access

L8, PH 2.1-2.3

- Assembly operands are registers
- Addition and subtraction in MIPS
 - add, sub
 Assignment Project Exam
- The 32 MIPS registers
 https://powcoder.com
 Instructions with an immediate
- - Add WeChat powcode addi
- Data transfer from registers to memory and vice-versa.
 - The "lw" instruction and its syntax
 - The "sw" instruction and its syntax
- Byte-addressable memory
 - Recall L13 wrt big/little endian!!








MIPS assembly decisions L9, PH 2.7

- Assembly operands are registers
- If-else statements using:
 - beq, bne, j <label Assignment Project Exam Help</p>
- Loops using:
 - slt
- Inequalities using:
 - slt, beq, bne
- Case statements
- slt, slti, sltu, sltiu


https://powcoder.com

Add We Chat powcode

```
slt $t0,$s1,$s0 # $t0 = 1 if g > h
bne $t0,$0,Grtr # if (g > h) goto Grtr
bne $t0,$s0,$s1 # $t0 = 1 if g < h
slt $t0,$s0,$s1 # $t0 = 1 if g < h
beq $t0,$0,Gteq # if (g >= h) goto Gteq
beq $t0,$0,Gteq # if (g <= h) goto Lteq
beq $t0,$0,Lteq # if (g <= h) goto Lteq
```







MIPS procedures L10, PH 2.8, B.5, B.6

Memory layout and the stack

Register conventions

- Return address \$rassignment Proje CONTENTIONS

Arguments

Return value

Local variables

jal, jr

- Nested procedures
- MIPS naïve mult example
 - see sort example in PH 2.13 for more



COMPUTER PROGRAMMING CAT

\$v0, \$v1 Add WeChat powcoder \$s0, \$s1, ..., \$s



Logical operations, shifts, arithmetic L11, PH 2.6

- Logical
 - and, or, nor, andi, ori
 Assignment Project Exam Help
- Shifts
 - sll, srl, sra

https://powcoder.com

- Masking bits and setting bits Powcoder
- Image colour component swapping example







0001 0010 0011 0100 0101 0110 0111 1000

MIPS Instruction Representation

L12-L13, PH 2.5, 2.10 (B.9, B.10)

R	opcode	rs	rt	rd	shamt	funct	
-1	opcode	rs	rt	immediate			
i	opgode		tare	ret add	lrocc		

- R-format, I-format, J-format
 - rs, rt, rd, opcode, funct, shamt, immediate
- I-format limitation Soigenment Project Exam Help
- PC-relative addressinght for matvaddressing
- Disassembly
 Add WeChat powcoder
- Pseudo-instructions vs True instructions
 - move, li, ror, nop (PH 3.9 discusses briefly)
- Organization of an assembly program,
 - Data declarations, System calls
- Little Endian (LSB (least significant byte) in lowest) VS Big Endian (MSB in lowest)




MIPS Integer Mult/Div & Floating Point L14, PH 3.3-3.5

- Integer Multiplication and Division
 - mul, mult, div, divu, mfhi, mflo
- Floating point additions and the strategies of the strategies of
 - add.s, sub.s, mul.s, add to power derection
- Coprocessor commands, mfc1, mtc1
 Add WeChat powcoder
 Closer look at denormalized numbers
- Closer look at rounding modes
 - (up, down, truncate, even)
- Non-Associativity of floating point
- Fahrenheit to Celsius example, and A3









Assembling, Linking and Loading L15, PH 2.12 B.1-B.4

- Assembler
 - Directives
 - Pseudo-instruction Seignment Project Exam Help
 - Creates object file https://powcoder.com
 - Symbol Table, Relocation Table
- Linker (Link-Editor) Add WeChat powcoder
 - Combines object files into a module
 - Resolves references
- Loader
- A detailed example





I/O Polling and Interrupts L16, (PH 6.5-6.7, B.7,B.8)

NOT ON EXAM

APIs

Operating System


 I/O background, speed mismatches between processor, memory, devices


Memory-mapped I/O and polling costs

Assignment Project Exam Help

MARS I/O simulation, Receiver, Transmitter

- Control (command) register. Data register.
 Control strategy (ready bit, received/transmitted byte)
- I/O example (keyboard and terminal Chat powcoder
- Interrupt I/O: save PC, jump to service routine, perform transfer, then return
- Portion of MIPS architecture for interrupts called "coprocessor 0", instructions and registers:
 - Data transfer(lwc0, swc0) Move (mfc0, mtc0)
 - Status \$12 Interrupt enable, Cause \$13 Exception type, EPC \$14 Return address





The Memory Hierarchy – Caches Part 1 L18, PH 5.1-5.3

Higher
Levels in memory
hierarchy
Level 3
Lower
Level n

Level 1
Level 1
Level 2
Speed
Level 3
Lower
Level n

- Levels of the memory hierarchy
- General behaviour as you go from level 1 to level n Assignment Project Exam Help (increased distance from processor)

https://powcoder.com

- Caches
 - Notion of cache size versus block size
 - Direct-mapped cache: tag, index, offset
 - Detailed example of accessing data in a direct-mapped cache
 - Big picture: spatial and temporal locality



Processor

Increasing

	00000	00000000 Tag field		0000001 ndex field	
	alid <u>(Tag</u>	0x0-3	0x4-7	0x8-b	0xc-f
0	0 - 1 0	ā	Ф	U	d
$\binom{2}{3}$	Δ 1) 0	е (f	g	h
4 5 6	0				
6 7	0				

The Memory Hierarchy – Caches Part 2

L19, PH 5.1-5.3

Block Size Tradeoff

Types of Cache Misses

Average Access Time Signment Project Exam Help


Fully Associative Cache


N-Way Associative Cache https://powcoder.com


A detailed example

Block Replacement Policy

- Random Versus LRU
- Multilevel Caches
- Cache write policy
 - Write-thru versus write-back
- Cache in action java demos











Virtual Memory Part 1 L20, PH 5.4, 5.5

- Mapping Physical Memory to Virtual Memor
 - Page no. and offset
 - Page Table

Assignment Project Exam Help

- Calculation of physical address
 https://powcoder.com
- Page Table Base register
- Virtual Memory Problems WeChat powcoder
 - Indirection to calculate physical address is slow
 - Use a TLB (a cache of recently used translations)
 - Not enough RAM
 - Too much space used to store page tables
 - Multi-level page tables (not on exam)







Virtual Memory Part 2 L21, PH 5.4, 5.5

- The advantages provided by virtual memory
 - translation, protection sharing Project Exam Help
- The overall process:
 - Check TLB (input: VPN, https://ppysoder.com
 - nit: retch translation
 miss: check page table (in memory)


 Add WeChat powcoder • hit: fetch translation
 - - Page table hit: fetch translation
 - Page table miss: page fault, fetch page from disk to memory, return translation to TLB
 - Check cache (input: PPN, output: data)
 - hit: return value
 - miss: fetch value from memory





Single Cycle CPU Datapath L22, PH 4.1-4.3

- Design of a Processor
 - Instruction set architecture
 - Datapath Require Assignment Project Exa
 - Establish clocking
 - Assemble datapath
 - Determine control settings WeChat powcoder
 - Assemble control logic
- Register transfer language
- Example with reduced MIPS instruction set
- Register-Register timing for one complete cycle




```
ADDU R[rd] = R[rs] + R[rt]; ...

SUBU R[rd] = R[rs] - R[rt]; ...


ORI R[rt] = R[rs] | zero_ext(Imm16)...

BEQ if ( R[rs] == R[rt] )...
```



Single Cycle CPU Control L23, PH 4.4

- Critical Path of single cycle CPU
- Meaning of Control Signals Assignment Project Exam Help
- Control Signals for MIPS-Life
 - Truth table with don't care
- Datapath during Branches and Jumps





Pipelining

L24-L25, PH 4.5, 4.7, 4.8

- The 5 stages of the datapath (laundry analogy)
 - Fetch, decode, execute, memory, writeback
 Assignment Project Exam Help
- Latency vs Throughput
- Pipeline Hazards / Bubbles
 - Structure (shared resources,
 e.g., memory)
 - Control (e.g., branches)
 - Data (e.g., need results of previous instruction)
- Pipeline stalls / bubbles







Pipelining

L24-L25, PH 4.5, 4.7, 4.8

Optimizations and addressing hazards

Data forwarding / bypass
 Assignment Project Exam Help

Branch delay slot

Interlock

Load delay slot

Instruction reordering

Loop unrolling

https://powcoder.com | F | ID/RF | EX | MEM | WB | add \$t0,\$t1,\$t2 | IS | Reg | DS | Reg | Reg

or \$t7,\(\frac{\$t0}{\$},\\$t8

xor \$t9,\$t0,\$t10

loop: lw \$t0, 0(\$s1) addiu \$s1, \$s1, -4 addu \$t0, \$t0, \$s2

bne \$s1, \$0, loop

sw \$t0, 4(\$s1)

Strategy for Reviewing Material

- Review all slides and review your notes
- Review the examples we did in lectures
- Review the relevantiporten Brother Exext book (especially for anything you find unclear!)
- Post your questions to Mycourses general discussion

Sections in 4th edition

 Review the noted sections marked at the top of the slides in Patterson and Hennessey Computer Organization and Design 4th edition
 Assignment Project Exam Help

```
1.1 1.2 1.3
2.1 2.2 2.3 2.4 2.5 2. https://powcoder.com.12
3.1 3.2 3.5
4.1 4.2 4.3 4.4 4.5 Add WeChat powcoder
5.1 5.2 5.3 5.4 5.5
B.1 B.2 B.3 B.4 B.5 B.6 B.9 (SPIM, not MARS) B.10
C.1 C.2 C.3 B.6 C.7 C.8 C.9
```

Book material will typically provide a less terse explanation than the slides / lectures, and may in some cases go into more depth.

Sections in 5th edition

 Review the noted sections marked at the top of the slides in Patterson and Hennessey Computer Organization and Design

```
Assignment Project Exam Help
1.1 1.3 1.4 (1.2 also a nice review of big ideas)
2.1 2.2 2.3 2.4 2.5 2. https://powcoder.com/.12
3.1 3.2 3.5
4.1 4.2 4.3 4.4 4.5 Add WeChat powcoder
5.1 5.3 5.4 5.5 5.6
A.1 A.2 A.3 A.4 A.5 A.6 A.9 (SPIM, not MARS) A.10
B.1 B.2 B.3 B.6 B.7 B.8 B.9
```

Book material will typically provide a less terse explanation than the slides / lectures, and may in some cases go into more depth.

(red highlights where section numbers differ in 5th edition)
(class schedule shows 6th edition sections which are also different)

A few other comments

- MIPS reference sheet, know how to use it!
- Exam will have multiple choice questions Assignment Project Exam Help
 - Some questions are very easy and you will answer in seconds / powcoder.com
 - Other questions will belindwater houp Don'te PANIC!
 You have 4.5 minutes on average per question!
- Unanswered questions are worth zero
 - If you do not know the answer, then make an educated guess among the 4 responses.

		MNE-	FOR-		OPCODE
		MON-	MAT		FUNCT
NAM Add	Е	IC	P	OPERATION (in Verilog)	(Hex)
Add Immediate		add addi	K	R[rd]=R[rs]+R[rt] (1) R[rt]=R[rs]+SignExtImm (1)(2)	0/20 8
Add Imm. Unsign	ed.	addiu	l i	R[rt]=R[rs]+SignExtImm (1)(2) R[rt]=R[rs]+SignExtImm (2)	ů
Add Unsigned	NO.	addu	Ř	Rirdl=Rirsl+Rirtl (2)	0/21
Subtract		aub	R	R[rd]=R[rs]-R[rt] (1)	0/22
Subtract Unsigne	1	aubu	R	R[n]=R[n]-R[n]	0/23
And		and	R	R[rd]=R[rs]&R[rl]	0/24
And Immediate		andi	1	R[rt]=R[rs]&ZeroExtImm (3)	c
Nor Or		nor	R	R[rd]=~(R[rs] R[rt]) R[rd]=R[rs] R[rt]	0/27
Or Immediate		or ori	I K	R[rt]=R[rs] R[rt] R[rt]=R[rs] ZeroExtImm (3)	u23
Kor		XOT	Ř	Rintl=Rintl*Rintl	0/26
Xor Immediate		xori	ï	Rirtl=Rirsi "ZeroExtlmm	e
Shift Left Logical		s11	R	R[rd]=R[rs]-s; shamt	000
Shift Right Logic	d	srl	R	R[rd]=R[rs]>> shamt	0/02
hift Right Arith		sra	R	R[rd]=R[rs]>>shamt	0/03
Shift Left Logical		sllv	R	R[rd]=R[rs]	0/04
Shift Right Logic Shift Right Ariths	n var.	srlv	R	R[rd]=R[rs]>>R[rt] R[rd]=R[rs]>> R[rt]	0/06
Set Less Than	neue var.	slt	R	R[rd]=R[rs]>>R[rt] R[rd]=(R[rs] <r[rt])?1:0< td=""><td>0/2a</td></r[rt])?1:0<>	0/2a
Set Less Than Im	m.	alti	Î	R[rt]=(R[rs] <signextimm)?1:0 (2)<="" td=""><td>a</td></signextimm)?1:0>	a
Set Less Than Im		sltiu	i	R[rt]=(R[rs] <signextimm)?1:0< math=""> (2)(6)</signextimm)?1:0<>	ь
Set Less Than Un		sltu	R	R[rd]=(R[rs] <r[rt])?1:0< math=""> (6)</r[rt])?1:0<>	0/2b
Branch On Equal		beq	I	if(R[rs]R[rt]) PC-PC+4+BranchAddr (4)	4
Branch On Not E		bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr (4)	5
Branch Less Than Branch Greater T		blt bgt	P	if(R[rs] <r[rt]) pc="PC+4+BranchAddr<br">if(R[rs]>R[rt]) PC=PC+4+BranchAddr</r[rt])>	
Branch Greater 17 Branch Less Than		ble	P	if(R[rs]<=R[rt]) PC=PC+4+BranchAddr if(R[rs]<=R[rt]) PC=PC+4+BranchAddr	
Branch Greater T		pae	P	if(R[rs]>=R[rt]) PC=PC+4+BranchAddr	
Jump	ant or topon	1	1	PCsJumpAddr (5)	2
Jump And Link		jal	j	R[31]=PC+4; (5)	3
				PC=JumpAddr	
Jump Register		jr	R	PC=R[rs]	0/08
Jump And Link R	egister	jalr	R	R[31]=PC+4; PC=R[rs]	009
Move		nove	P	PC=R[IS] R[nt]=R[n]	
Load Byte		1b	- i	R[rt]=SignEXT(BM[R[rs]+SignExtImm](7:0)) (3)(7)	20
Load Byte Unsign	ed	1bu	l î	R[rt]=SignEXT(BM[R[rs]+SignExtImm](7:0)) (3)(7)	24
Load Halfword		1h	i	R[rt]=SignEXT(HM[R[rs]+SignExtImm)(15:0)) (3)(7)	25
Load Halfword U	nsigned	1.hu	I	R[rt]=ZeroEXT(HM[R[rs]+SignExtImm](15:0)) (3)(7)	25
Load Upper Imm		lui	I	R[rt]=(imm,16'b0)	f
Load Word Load Immediate		lw	I P	R[rt]=M[R[rs]+SignExtImm] (2)	23
Load Immediate Load Address		li	P	R[rd]=immediate R[rd]=immediate	
Store Byte		zp.	ř	MIRIrsl+SignExtImml (7:0)=RIrtl(7:0) (2)	28
Store Halfword		sh	l i	M[R[rs]+SignExtImm] (15:0)=R[rt](15:0) (2)	29
Store Word		5W	i	M[R[rs]+SignExtImm]=R[rt] (2)	2b
REGISTERS				(1) May cause overflow exception	
NAME NMBR		USE		STORE? (2) SignExtImm = {16(immediate[15],immediate}	
	he Constant V			N.A. (3) ZeroExtlmm - {16{1b'0},immediate}	
	ssembler Ten			No (4) BranchAddr = {14(immediate[15],immediate,2*b0}	
	alues for Fur		esults ar	d No (5) JumpAddr = {PC[31:28],address,2*b0}	
	xpression Ev	alustion		(6) Operands consider unsigned numbers (instead of 2's complement) No (7) BM is byte aligned access of memory, HM half-word aligned access	
	rguments emporaries				s or memory
\$10-\$17 8-15 1 \$10-\$17 16-23 5	emporanes	nier			
\$88-\$87 16-23 S \$88-\$89 24-25 T	amporaries	m +C3			
3k0-3k1 26-27 F		S Kense	_	No R opcode is it is it is shame	
	llohal Pointer	_ =====================================	_	Yes I 31 opcode 2605 rs 2100 rt 1615 immedia	ite
	tack Pointer			Yes J opcode 2005 address	
	rame Pointer			Yes FR 51 opcode 2005 fmt 2100 ft 1015 fs 1100 fd	ep func
\$ra 31 F	eturn Addres			Yes FI pt oncode 28505 fmt 21500 rt 18515 immedia	
Sf0-Sf31 0-31 F	loating Point	Desistan	_	Yes P1 Opcode IIII II III III	

	MNE-	FOR-			OPCODE
	MON-	MAT			FMT/FT/
NAME	IC		OPERATION (in Verilog)		FUNCT
Divide	div	R	Lo=R[rs]/R[rt];		0/-/-/1a
			Hi=R[rs]%R[rt]		
Divide Unsigned	divu	R	Lo=R[rs]/R[rt];	(6)	0/-/-/1b
			Hi=R[rs]%R[rt]		
Multiply	mult	R	(Hi,Lo)=R[rs]+R[rt]		0/-/-/18
Multiply Unsigned	multu	R	(Hi,Lo)=R[rs]+R[rt]	(6)	0/-/-/19
Branch On FP True	belt	FI	if(FPCond) PC=PC+4+BranchAddr	(4)	11/8/1/-
Branch On FP False	bolf	FI	if(!FPCond) PC=PC+4+BranchAddr	(4)	11/8/0/-
FP Compare Single	C.X.5	FR	FPCond=(F[fs] op F[ft])?1:0		11/10/-/5
FP Compare Double	c.r.d	FR	FPCond=([F[fs],F[fs+1]] op [F[ft],F[ft+1]])?1:0		11/11/-/5
			"(x is eq. 1t or 1e) (op is ==, < or <=) (y is 32, 3c or 3e)		
FP Add Single	add.s	FR	F[fd]=F[fs]+F[ft]		11/10/-/0
FP Divide Single	div.s	FR	F[fd]=F[fs]/F[R]		11/10/-/3
FP Multiply Single	mul.s		F[fd]=F[fs]+F[ft]		11/10/-/2
FP Subtract Single	sub.s	FR	F[fd]=F[fs]-F[ft]		11/10/-/1
FP Add Double	add.d		$\{F[fd],F[fd+1]\}=\{F[fs],F[fs+1]\}+\{F[ft],F[ft+1]\}$		11/11/-/0
FP Divide Double	div.d		$\{F[fd],F[fd+1]\}=\{F[fs],F[fs+1]\}/\{F[ft],F[ft+1]\}$		11/11/-/3
FP Multiply Double	mul.d		$\{F[fd],F[fd+1]\}=\{F[fs],F[fs+1]\}*\{F[ft],F[ft+1]\}$		11/11/-/2
FP Subtract Double	sub.d	FR	$\{F[fd],F[fd+1]\}=\{F[fs],F[fs+1]\}-\{F[ft],F[ft+1]\}$		11/11/-/1
Move From Hi	nfhi	R	R[rd]=Hi		0/-/-/10
Move From Lo	mflo	R	R[rd]=Lo		0/-/-/12
Move From Control	mfc0	R	R[rd]=CR[rs]		16/0/-/0
Load FP Single	lwcl	1	F[rt]=M[R[rs]+SignExtImm]	(2)	31/-/-/-
Load FP Double	1dc1	1	F[rt]=M[R[rs]+SignExtImm];	(2)	35/-/-/-
			F[rt+1]=M[R[rs]+SignExtImm+4]		
Store FP Single	swc1	1	M[R[rs]+SignExtImm]=F[rt]	(2)	39///
Store FP Double	sdc1	1	M[R[rs]+SignExtImm]=F[rt];	(2)	34/-/-/-
			M[R[rs]+SignExtImm+4]=F[rt+1]		

ASSEMBLER DIR	ECTIVES			POWERS OF 2
.data [addr]*	Subsequent items are stored in the	he data segment		2° = 1
.kdata [addr]"	Subsequent items are stored in the	$2^1 = 2$		
.ktext [addr]*	Subsequent items are stored in the	he kernel text segr	nent	$2^2 = 4$
text [addr]	Subsequent items are stored in the	he text		23 = 8
	* starting at [addr] if specified			24 = 16
.ascii sfr	Store string sfr in memory, but a	do not null-termin	ate it	25 = 32
.asciiz str	Store string str in memory and i	null-terminate it		2 ⁶ = 64
.byte b_1, \dots, b_n	Store the n values in successive	bytes of memory		2 ⁷ = 128
.double d1,,d,			rs in successive memory locations	2" = 256
float f_1, \dots, f_1			s in successive memory locations	29 = 512
.half h_1, \ldots, h_n	Store the n 16-bit quantities in s			2 ¹⁰ = 1024 =
.word w1,,wm	Store the n 32-bit quantities in s		words	211 = 2048 =
.space n	Allocate n bytes of space in the			212 = 4096 =
.extern symsize	Declare that the datum stored at			213 = 8192 =
.globl sym	Declare that label sym is global			2 ¹⁴ = 16384 =
.align n			the next .data or .kdata directive	215 = 32768 =
.set at	Tells SPIM to complain if subsec			2 ¹⁶ = 65536 =
.set noat	prevents SPIM from complaining	g if subsequent in	structions use \$at	2 ¹⁷ = 131072 =
SYSCALLS			FLOATING POINT	218 = 262144 =
SERVICE Syc	ARGS	RESULT	Precision float double	219 = 524288 =
	integer Sa0	RESULI		2 ²⁸ = 1048576
	float \$£12			$2^{21} = 2097152$
	double \$f12/\$f13		Exponent (E) 8 bits 11 bits	$2^{22} = 4194304$
			Fraction (F) 23 bits 52 bits	223 = 8388608
	string \$a0		Bias 127 1023	224 = 16777216
		integer (in \$v0)	$(-1)^S \times (1+F) \times 2^{(E-bias)}$	2 ²⁵ = 33554432
read_float 6		float (in \$f0)	(-1)° × (1+r) × 20° ····	$2^{26} = 67108864$
		double (in \$£0)		$2^{27} = 134217728$
read_string 8	buf \$a0, buffen \$a1			228 - 260425456

COMP557 Computer Graphics

- Fundamental mathematical, algorithmic and representational issues in computer graphics
- Learn by doing! 4 assignments. Homogeneous Coordinates, 3D Affine
 Transformations, Ray Tradiosignment Project Exam Help


 Bastarization 7 buffer Illumination

 Restarization 7 buffer Illumination **Homogeneous Coordinates, 3D Affine** Rasterization, Z-buffer, Illumination Models, Perspective Projection

 Anaglyphs, Mesh Data Structures, 1/powcoder.comabilization, Collision Detection, Collision

 Perspective Projection


 Anaglyphs, Mesh Data Structures, 1/powcoder.comabilization, Collision Detection, Collision **Curves, Surfaces, Subdivision,** Simplification, Texture Mapping Add We Chat powco Gerand Eulerian), 3D Rigid Motion, IK,



COMP559 Computer Animation

- Computational techniques for creating computer animation.
- Focus on physically based methods
- Learn with small interactive **Mass-spring Systems, Constraints and** Response, Contact LCPs, Motion Capture,





DON'T FORGET

Assignment Project Exam Help

TO https://powcoder.com RSE

Add WeChat powcoder

EVALUATIONS

...official evaluations, but also consider ratemyprofessors.com

10/17/2018 **AWESOME** 5.0 OVERALL QUALITY LEVEL OF DIFFICULTY


AWFUL

LEVEL OF DIFFICULTY

10/09/2018

1.0

5.0





Overall Quality Based on 75 ratings

Paul Kry 🗆

Professor in the Computer Science department at Assignment Project Exam Help and 5 is 100%...

99% Would take again

3.3 Level of Difficulty

https://powcoder.com

Add Wechot powedder (just barely)

Rate Professor Kry

I'm Professor Kry | Submit a Correction

Professor Kry's Top Tags

HILARIOUS

AMAZING LECTURES

CARING

RESPECTED

LOTS OF HOMEWORK

Reducing discrimination through norms or information [Boring, Philippe 2017]

- a) Simply reminding people not to be biased when filling out their teaching evaluations seems not to be have an effect Exam Help
- b) If as well as the reminder, you inform people that that bias really by the service of their exact setting, then does help reduce the resulting bias. Add WeChat powcoder

Reducing Discrimination through Norms or Information: Evidence from a Field Experiment on Student Evaluations of Teaching

Anne Boring
Erasmus School of Economic
& LIEPP (Sciences Po)
boring@ese.eur.nl

Arnaud Philippe
Institute for Advanced Study in Toulouse Toulouse School of Economics
arnaud.philippe@iast.fr

November 7th, 2017

ABSTRACT

We conduct a field experiment to assess the impact of two different interventions designed to reduce gender biases in student evaluations of teaching (SET). In the first intervention, students received a normative statement by email, essentially reminding them that they should not discriminate in SETs. In the second intervention, the normative statement was augmented with precise information on how other students in the exact same situation had discriminated against female teachers in the past. While the pure normative statement had no significant impact on SETs, the informative statement appears to have reduced gender biases against female teachers. This effect mainly comes from a change in male students' evaluation of female teachers.

Keywords: student evaluations of teaching, gender biases, field experiment

JEL: C93, I23, J71

1

¹The authors are grateful for the helpful comments and suggestions of AFSEE 2016 and Advances with Field Experiments 2017 conference participants, as well as CREST, IAST, Erasmus University Rotterdam and George Mason University seminar participants. This project has received funding from the European Union's Seventh Framework Program for research, technological development and demonstration under grant agreement no 612413. Support through the ARM Labex IAST is gratefully acknowledged.