

Assignment Project Exam Help **Final Exam Review**

<https://powcoder.com>

Add WeChat powcoder
COMP 273 – Fall 2021

Slide deck number, roughly corresponding to lectures...


Introduction to Machine Structures

L1, PH 1.1-1.3

Textbook (Patterson and Hennessey) sections
(see end of these slides wrt edition numbers)

- The **5 components** of a PC

- Control + Datapath (the processor)
- Memory
- Input and Output devices




Assignment Project Exam Help

<https://powcoder.com>




Add WeChat powcoder

- The Big Picture

- High Level Language to Assembly Language (the compiler)
- Assembly Language to machine code (the assembler)



- Technology trends



Number Representation



L2, Provided Notes, PH 2.4, 3.1-3.4

- Positional notation
- Conversion between bases
10 (decimal), 2 (binary), 8 (octal) 16 (hexadecimal)
- Conversion of fractions
- Signed numbers, 2's complement notation
- Basic arithmetic, addition, subtraction, overflow
 - (multiplication and division covered more later)
- BCD, ASCII, Parity

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Computer word	Even parity	Odd parity
* 001010100	Set * to 1	Set * to 0
* 001110100	Set * to 0	Set * to 1

Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
0	00	Null	32	20	Space	64	40	@	96	60	`
1	01	Start of heading	33	21	!	65	41	A	97	61	a
2	02	Start of text	34	22	"	66	42	B	98	62	b
3	03	End of text	35	23	#	67	43	C	99	63	c
4	04	End of transmit	36	24	\$	68	44	D	100	64	d
5	05	Enquiry	37	25	%	69	45	E	101	65	e
6	06	Acknowledge	38	26	&	70	46	F	102	66	f
7	07	Audible bell	39	27	'	71	47	G	103	67	g
8	08	Backspace	40	28	(72	48	H	104	68	h
9	09	Horizontal tab	41	29)	73	49	I	105	69	i
10	0A	Line feed	42	2A	*	74	4A	J	106	6A	j
11	0B	Vertical tab	43	2B	+	75	4B	K	107	6B	k
12	0C	Form feed	44	2C	,	76	4C	L	108	6C	l
13	0D	Carriage return	45	2D	-	77	4D	M	109	6D	m
14	0E	Shift out	46	2E	.	78	4E	N	110	6E	n

Number Representation

L3, PH 3.5

- IEEE Floating Point





- Normalization to get scientific notation
- Sign, biased exponent, fractional part (mantissa)
- Single, double, precision
- Special numbers
 - +/- infinity, NaN
 - denormalized numbers
- Addition, Multiplication
- Rounding of floating point numbers (discussed again in a later class)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Exponent	Fraction	Object represented
0	0	0
0	Nonzero	denormalized number
1-254	Anything	\pm floating point number
255	0	\pm infinity
255	Nonzero	NaN (Not a Number)



Boolean Algebra and Digital Circuits

L4, PH C.1-C.3

- Laws of Boolean algebra
- Algebraic simplification
- Truth tables / Don't Cares
- Sum of Products / Product of Sums / PLA
- Design of simple arithmetic circuits
 - Digital circuit gates: AND, OR, NOT, XOR
 - Half adder, Full adder, Subtraction
 - Encoders, Decoders, Multiplexors (L5)
- Circuit Minimization, hard (*not on exam*)








identity	$A + 0 = A$	$A \cdot 1 = A$
one and zero	$A + 1 = 1$	$A \cdot 0 = 0$
inverse	$A + \bar{A} = 1$	$A \cdot \bar{A} = 0$
commutative	$A + B = B + A$	$A \cdot B = B \cdot A$
associative	$(A + B) + C = A + (B + C)$	$(A \cdot B) \cdot C = A \cdot (B \cdot C)$
distributive law	$A \cdot (B + C) = A \cdot B + A \cdot C$	$(A + B) \cdot C = (A \cdot C) + (B \cdot C)$
De Morgan	$\overline{A \cdot B} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A} \cdot \bar{B}$

Inputs			Outputs		
A	B	C	D	E	F
0	0	0	0	0	0
0	0	1	1	0	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	0	1

Assignment Project Exam Help

<https://powcoder.com>










Add WeChat powcoder



More, and Sequential Circuits

L5, C.7-C.8

- Decoder, Encoder, MUX, ALU
- Combinational versus sequential circuits
- Clocks, Timing Diagrams
(how inputs propagate to outputs)
- Sequential Circuits
 - SR latch,
 - D latch,
 - D flip-flop,
 - Toggle Flip Flop



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

L6, C.9







- Memory

- # Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder





Multiplication and Division / FSMs

NOT ON EXAM

L7, PH 3.3-3.4 (again), C.10


- Sequential multiplication circuit (two versions)
 - Shift registers, and control logic
- Sequential division circuit (two versions)
 - Issues with signed division
- Finite State Machines
 - Moore Machine vs Mealy Machine
 - Transition and output functions
 - Traffic light example, and others





Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



doesn't give a crap about you
any event EVER!



MIPS arithmetic and memory access

L8, PH 2.1-2.3



- Assembly operands are registers
- Addition and subtraction in MIPS
 - add, sub
- The 32 MIPS registers
- Instructions with an immediate
 - addi
- Data transfer from registers to memory and vice-versa.
 - The “lw” instruction and its syntax
 - The “sw” instruction and its syntax
- Byte-addressable memory
 - Recall L13 wrt big/little endian!!

```
add $s0, $s1, $s2 # a = b + c
add $s0, $s0, $s3 # a = a + d
sub $s0, $s0, $s4 # a = a - e
```

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



MIPS assembly decisions

L9, PH 2.7

- Assembly operands are registers
- If-else statements using:

– `beq, bne, j <label>`

- Loops using:


– `slt`

- Inequalities using:

– `slt, beq, bne`

- Case statements

- `slt, slti, sltu, sltiu`



Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder

```
slt $t0,$s1,$s0 # $t0 = 1 if g < h
bne $t0,$0,Less # if (g < h) goto Less
# if (g > h) goto Grtr

slt $t0,$s0,$s1 # $t0 = 1 if g > h
bne $t0,$0,Grtr # if (g > h) goto Grtr

slt $t0,$s0,$s1 # $t0 = 1 if g < h
beq $t0,$0,Grtr # if (g >= h) goto Grtr

slt $t0,$s1,$s0 # $t0 = 1 if g > h
beq $t0,$0,Lteq # if (g <= h) goto Lteq
```



MIPS procedures

L10, PH 2.8, B.5, B.6

- Memory layout and the stack
- **Register conventions**
 - Return address `$ra`
 - Arguments `$a0, $a1, $a2, $a3`
 - Return value `$v0, $v1`
 - Local variables `$s0, $s1, ..., $s7`
- `jal, jr`
- Nested procedures
- MIPS naïve mult example
 - see `sort` example in PH 2.13 for more



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Logical operations, shifts, arithmetic

L11, PH 2.6

- Logical
 - and, or, nor, andi, ori
- Shifts
 - sll, srl, sra
- Masking bits and setting bits
- Image colour component swapping example

0001 0010 0011 0100 0101 0110 0111 1000


0101 0110 0111 1000 0000 0000 0000 0000

0000 0000 0000 0000 0000 0000 0101 0110

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



MIPS Instruction Representation

L12-L13, PH 2.5, 2.10 (B.9, B.10)

R	opcode	rs	rt	rd	shamt	funct
I	opcode	rs	rt	immediate		
J	opcode	target address				

- R-format, I-format, J-format
 - rs, rt, rd, opcode, funct, shamt, immediate
- I-format limitation solved with lui
- PC-relative addressing, I-format addressing
- Disassembly
- Pseudo-instructions vs True instructions
 - move, li, ror, nop (*PH 3.9 discusses briefly*)
- Organization of an assembly program,
 - Data declarations, System calls
- ***Little Endian*** (LSB (least significant byte) in lowest) ***VS Big Endian*** (MSB in lowest)

Assignment Project Exam Help

<https://powcoder.com>



Add WeChat powcoder



MIPS Integer Mult/Div & Floating Point

L14, PH 3.3-3.5

- Integer Multiplication and Division
 - mul, mult, div, divu, mfhi, mflo
- Floating point addition, subtraction, multiplication, division
 - add.s, sub.s, mul.s, add.d, sub.d, mul.d, div.d
- Coprocessor commands, mfc1, mtc1
- Closer look at denormalized numbers
- Closer look at rounding modes
 - (up, down, truncate, even)
- Non-Associativity of floating point
- Fahrenheit to Celsius example, and A3



Assembling, Linking and Loading

L15, PH 2.12 B.1-B.4


- Assembler
 - Directives
 - Pseudo-instruction replacement
 - Creates object file
 - Symbol Table, Relocation Table
- Linker (Link-Editor)
 - Combines object files into a module
 - Resolves references
- Loader
- A detailed example

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Steps to starting a program



Example: C ⇒ Asm ⇒ Obj ⇒ Exe ⇒ Run


0x000000	0010011110111101111111111111100000
0x000004	1010111110111111100000000000010100
0x000008	101011111010010000000000000100000
0x00000c	101011111010010100000000000100100
0x000010	10101111101000000000000000011000
0x000014	10101111101000000000000000011100
0x000018	10001111101011100000000000011100
0x00001c	00000001110011100000000000011001
0x000020	0000000000000000000111100000010010
0x000024	10001111101110000000000000011000
0x000028	00000011000011111100100000100001
0x00002c	10101111101010000000000000011100
0x000030	00100101110010000000000000000001
0x000034	10101111101110010000000000011000
0x000038	00101001000000010000000001100101
0x00003c	00010100001000001111111111110111
0x000040	00111000000010000010000000000000
0x000044	001101001000010000000010000110000
0x000048	10001111101001010000000000011000
0x00004c	0000110000010000000000011101100
0x000050	000000000000000000001000000100001
0x000054	10001111101111110000000000010100
0x000058	00100111101111010000000000010000
0x00005c	0000001111100000000000000001000

I/O Polling and Interrupts

NOT ON EXAM

L16, (PH 6.5-6.7, B.7,B.8)

- I/O background, speed mismatches between processor, memory, devices
- Memory-mapped I/O and polling costs
- MARS I/O simulation, Receiver, Transmitter
 - Control (command) register, Data register
 - Control strategy (ready bit, received/transmitted byte)
 - I/O example (keyboard and terminal)
- Interrupt I/O: save PC, jump to service routine, perform transfer, then return
- Portion of MIPS architecture for interrupts called “coprocessor 0”, instructions and registers:
 - Data transfer(lwc0, swc0) Move (mfc0, mtc0)
 - Status \$12 Interrupt enable, Cause \$13 Exception type, EPC \$14 Return address




Receiver Control 0xffff0000	Unused (00...00)	(I.E.) Ready
Receiver Data 0xffff0004	Unused (00...00)	Received Byte
Transmitter Control 0xffff0008	Unused (00...00)	(I.E.) Ready
Transmitter Data 0xffff000c	Unused	Transmitted Byte

The Memory Hierarchy – Caches Part 1

L18, PH 5.1-5.3

- Levels of the memory hierarchy
- General behaviour as you go from level 1 to level n (increased distance from processor)





- Caches

- Notion of cache size versus block size
- Direct-mapped cache: tag, index, offset
- Detailed example of accessing data in a direct-mapped cache
- Big picture: spatial and temporal locality

Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder



		00000000000000000000 0000000011 0100			
		Tag field			
		Index field			
		Offset			
Valid	Index	Tag	0x0-3	0x4-7	0x8-b
0	0				
1	1	0	a	b	c
2	0				
3	1	0	e	f	g
4	0				
5	0				
6	0				
7	0				

L19, PH 5.1-5.3



- Block Size Tradeoff
- Types of Cache Misses
- Average Access Time
- Fully Associative Cache
- N-Way Associative Cache
 - A detailed example
- Block Replacement Policy
 - Random Versus LRU
- Multilevel Caches
- Cache write policy
 - Write-thru versus write-back
- Cache in action java demos



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Virtual Memory Part 1



L20, PH 5.4, 5.5

- Mapping Physical Memory to Virtual Memory
 - Page no. and offset
 - Page Table
 - Calculation of physical address
 - Page Table Base register
- Virtual Memory Problems
 - Indirection to calculate physical address is slow
 - Use a TLB (a cache of recently used translations)
 - Not enough RAM
 - Too much space used to store page tables
 - Multi-level page tables (*not on exam*)

Assignment Project Exam Help

<https://powcoder.com>



Add WeChat powcoder



Virtual Memory Part 2

L21, PH 5.4, 5.5


- The advantages provided by virtual memory
 - translation, protection, sharing
- The overall process:
 - Check TLB (input: VPN, output: PPN)
 - hit: fetch translation
 - miss: check page table (in memory)
 - Page table hit: fetch translation
 - Page table miss: page fault, fetch page from disk to memory, return translation to TLB
 - Check cache (input: PPN, output: data)
 - hit: return value
 - miss: fetch value from memory



Single Cycle CPU Datapath

L22, PH 4.1-4.3


- Design of a Processor
 - Instruction set architecture
 - Datapath Requirements
 - Establish clocking
 - Assemble datapath
 - Determine control settings
 - Assemble control logic
- Register transfer language
- Example with reduced MIPS instruction set
- Register-Register timing for one complete cycle



```

ADDU  R[rd] = R[rs] + R[rt]; ...
SUBU  R[rd] = R[rs] - R[rt]; ...
ORI   R[rt] = R[rs] | zero_ext(Imm16)...
BEQ    if ( R[rs] == R[rt] )...

```



Single Cycle CPU Control


L23, PH 4.4

- **Critical Path** of single cycle CPU
- Meaning of Control Signals
- Instruction Fetch Unit
- **Control Signals** for MIPS-Lite
 - Truth table with don't care
- Datapath during Branches and Jumps

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



See Appendix B
Page 50 onward
(or green reference sheet)


We Don't Care!

func	10 0000	10 0010	00 1101	10 0011	10 1011	00 0100	00 0010
op	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	1	x	0	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	1	1	0	0	0
RegWrite	1	1	0	0	0	0	0
MemWrite	0	0	0	0	1	0	1
nPCsel	0	0	0	0	1	x	x
Jump	x	x	0	1	0	0	0
ExtOp	Add	Subtract	Or	Add	Add	Subtract	x

See 4.4, and Appendix C (and Ass1)

ALUctr<3:0>


$$R[\underline{rd}] = R[\underline{rs}] + R[\underline{rt}]$$



Pipelining

L24-L25, PH 4.5, 4.7, 4.8

- The 5 stages of the datapath (laundry analogy)



- Fetch, decode, execute, memory, writeback

- **Latency vs Throughput**

- Pipeline Hazards / Bubbles

- **Structure** (shared resources, e.g., memory)

- **Control** (e.g., branches)



- **Data** (e.g., need results of previous instruction)

- Pipeline stalls / bubbles

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Pipelining

L24-L25, PH 4.5, 4.7, 4.8

- Optimizations and addressing hazards

- Data forwarding / bypass

- Branch delay slot

- Interlock

- Load delay slot

- Instruction reordering


- Loop unrolling

```
loop: lw $t0, 0($s1)
      addiu $s1, $s1, -4
      addu $t0, $t0, $s2
      bne $s1, $0, loop
      sw $t0, 4($s1)
```

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Strategy for Reviewing Material

- Review all slides and review your notes
- Review the examples we did in lectures
- Review the relevant portions of the textbook (especially for anything you find unclear!)
<https://powcoder.com>
- Post your questions to MyCourses general discussion
Add WeChat powcoder

Sections in 4th edition

- Review the noted sections marked at the top of the slides in Patterson and Hennessey Computer Organization and Design 4th edition

Assignment Project Exam Help

1.1 1.2 1.3

2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12

3.1 3.2 3.5

4.1 4.2 4.3 4.4 4.5 4.7 4.8

5.1 5.2 5.3 5.4 5.5

B.1 B.2 B.3 B.4 B.5 B.6 B.9 (SPIM, not MARS) B.10

C.1 C.2 C.3 B.6 C.7 C.8 C.9

Add WeChat powcoder

<https://powcoder.com>

Book material will typically provide a less terse explanation than the slides / lectures, and may in some cases go into more depth.

Sections in 5th edition

- Review the noted sections marked at the top of the slides in Patterson and Hennessey Computer Organization and Design

5th edition

Assignment Project Exam Help

1.1 1.3 1.4 (1.2 also a nice review of big ideas)

2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12
<https://powcoder.com>

3.1 3.2 3.5

4.1 4.2 4.3 4.4 4.5 4.7 4.8
Add WeChat powcoder

5.1 5.3 5.4 5.5 5.6

A.1 A.2 A.3 A.4 A.5 A.6 A.9 (SPIM, not MARS) A.10

B.1 B.2 B.3 B.6 B.7 B.8 B.9

Book material will typically provide a less terse explanation than the slides / lectures, and may in some cases go into more depth.

(red highlights where section numbers differ in 5th edition)

(class schedule shows 6th edition sections which are also different)

A few other comments

- MIPS reference sheet, know how to use it!

- Exam will have multiple choice questions

– Some questions are very easy and

you will *answer in seconds*

– Other questions *will be harder*, but **DON'T PANIC!**

You have *4.5 minutes on average* per question!

- Unanswered questions are worth zero

– If you do not know the answer, then make an educated guess among the 4 responses.

CORE INSTRUCTION SET (INCLUDING PSEUDO INSTRUCTIONS)					OPCODE/ FUNCT
NAME	MNE- MON- FOR- MAT	OPERATION (in Verilog)			(Hex)
Add	add R	$R_d \leftarrow R_s + R_c$			000
Add Immediate	addi I	$R_d \leftarrow R_s + \text{SignExtImm}$	(1)		8
Add Imm. Unsigned	addiu I	$R_d \leftarrow R_s + \text{SignExtImm}$	(1)		9
Add Unsigned	addu R	$R_d \leftarrow R_s + R_c$	(2)		021
Subtract	sub R	$R_d \leftarrow R_s - R_c$	(1)		022
Subtract Unsigned	subu R	$R_d \leftarrow R_s - R_c$	(1)		023
And	and R	$R_d \leftarrow R_s \& R_c$			024
And Immediate	andi I	$R_d \leftarrow R_s \& \text{ZeroExtImm}$	(3)		4
Nor	nor R	$R_d \leftarrow \sim(R_s \& R_c)$			027
Or	or R	$R_d \leftarrow R_s R_c$			025
Or Immediate	ori I	$R_d \leftarrow R_s \text{ZeroExtImm}$	(3)		4
Xor	xor R	$R_d \leftarrow R_s \oplus R_c$			026
Xor Immediate	xori I	$R_d \leftarrow R_s \oplus \text{ZeroExtImm}$			4
Shift Left Logical	sll R	$R_d \leftarrow R_s \ll \text{shamt}$			000
Shift Right Logical	srl R	$R_d \leftarrow R_s \gg \text{shamt}$			002
Shift Right Arithmetic	sra R	$R_d \leftarrow R_s \ggg \text{shamt}$			003
Shift Left Logical Var.	sllv R	$R_d \leftarrow R_s \ll R_c$			004
Shift Right Logical Var.	srlv R	$R_d \leftarrow R_s \gg R_c$			004
Shift Right Arithmetic Var.	srav R	$R_d \leftarrow R_s \ggg R_c$			007
Set Less Than	slt R	$R_d \leftarrow R_s < R_c$	(7)		02a
Set Less Than Imm.	slti I	$R_d \leftarrow R_s < \text{SignExtImm}$	(7)		0
Set Less Than Imm. Unsig.	sltiu I	$R_d \leftarrow R_s < \text{SignExtImm}$	(7)		0
Set Less Than Unsigned	sltu R	$R_d \leftarrow R_s < R_c$	(7)		02b
Branch On Equal	beq I	$\text{if}(R_s == R_c) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$	(4)		4
Branch On Not Equal	bne I	$\text{if}(R_s \neq R_c) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$	(4)		5
Branch Less Than	blt I	$\text{if}(R_s < R_c) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$			
Branch Greater Than	bgt I	$\text{if}(R_s > R_c) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$			
Branch Less Than Or Equal	bltle P	$\text{if}(R_s \leq R_c) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$			
Branch Greater Than Or Equal	bgtle P	$\text{if}(R_s \geq R_c) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$			
Jump	j J	$\text{PC} \leftarrow \text{JumpAddr}$	(5)		2
Jump And Link	jal J	$\text{PC} \leftarrow \text{JumpAddr}$	(5)		3
Jump Register	jr R	$\text{PC} \leftarrow R_s$			008
Jump And Link Register	jalr R	$\text{PC} \leftarrow R_s$			009
Misc	move P	$R_d \leftarrow R_s$			
Load Byte	lb I	$R_d \leftarrow \text{SignEXT}(\text{IMR}[R_s] + \text{SignExtImm})(7:0)$	(X7)		20
Load Byte Unsigned	lbu I	$R_d \leftarrow \text{ZeroEXT}(\text{IMR}[R_s] + \text{SignExtImm})(7:0)$	(X7)		24
Load Halfword	lh I	$R_d \leftarrow \text{SignEXT}(\text{IMR}[R_s] + \text{SignExtImm})(15:0)$	(X7)		25
Load Halfword Unsigned	lhu I	$R_d \leftarrow \text{ZeroEXT}(\text{IMR}[R_s] + \text{SignExtImm})(15:0)$	(X7)		25
Load Upper Imm.	lui I	$R_d \leftarrow \text{Imm.}(16:0)$			1
Load Word	lw I	$R_d \leftarrow \text{M}[R_s + \text{SignExtImm}]$	(2)		23
Load Immediate	li P	$R_d \leftarrow \text{immediate}$			
Load Address	la P	$R_d \leftarrow \text{immediate}$			
Store Byte	sb I	$\text{M}[R_s + \text{SignExtImm}](7:0) \leftarrow R_c(7:0)$	(2)		28
Store Halfword	sh I	$\text{M}[R_s + \text{SignExtImm}](15:0) \leftarrow R_c(15:0)$	(2)		29
Store Word	sw I	$\text{M}[R_s + \text{SignExtImm}] \leftarrow R_c$	(2)		2b

REGISTERS				
NAME (NMIR)	USE	STORE	(1) May cause overflow exception	
\$zero	0 The Constant Value 0	N.A.	(2) SignExtend = 14 (immediate)(15, immediate)	
\$at	1 Assembler Temporary	N.A.	(3) ZeroExtImm = 14 (15:0), immediate	
\$v0-\$v3	2-3 Values for Function Results and Expression Evaluation	No	(4) BranchAdd = 14 (immediate)(15, immediate, 2, 3)	
\$t0-\$t7	4-7 Temporaries	No	(5) JumpAddr = PC(31:28), address, 3, 6	
\$a0-\$a7	8-15 Temporaries	No	(6) Operands consider unsigned numbers (instead of 2's complement)	
\$f0-\$f31	16-31 Single Precision Floating Point Registers	Yes	(7) R16 is byte aligned access of memory, R16 half-word aligned access of memory	
\$f32-\$f63	32-63 Double Precision Floating Point Registers	Yes		
\$f64-\$f127	64-127 Reserved for OS Kernel	No		
\$f128-\$f255	128-255 Reserved for OS Kernel	No		
\$f256-\$f511	256-511 Reserved for OS Kernel	No		
\$f512-\$f1023	512-1023 Reserved for OS Kernel	No		
\$f1024-\$f2047	1024-2047 Reserved for OS Kernel	No		
\$f2048-\$f4095	2048-4095 Reserved for OS Kernel	No		
\$f4096-\$f8191	4096-8191 Reserved for OS Kernel	No		
\$f8192-\$f16383	8192-16383 Reserved for OS Kernel	No		
\$f16384-\$f32767	16384-32767 Reserved for OS Kernel	No		
\$f32768-\$f65535	32768-65535 Reserved for OS Kernel	No		
\$f65536-\$f131071	65536-131071 Reserved for OS Kernel	No		
\$f131072-\$f262143	131072-262143 Reserved for OS Kernel	No		
\$f262144-\$f524287	262144-524287 Reserved for OS Kernel	No		
\$f524288-\$f1048575	524288-1048575 Reserved for OS Kernel	No		
\$f1048576-\$f2097151	1048576-2097151 Reserved for OS Kernel	No		
\$f2097152-\$f4194303	2097152-4194303 Reserved for OS Kernel	No		
\$f4194304-\$f8388607	4194304-8388607 Reserved for OS Kernel	No		
\$f8388608-\$f16777215	8388608-16777215 Reserved for OS Kernel	No		
\$f16777216-\$f33554431	16777216-33554431 Reserved for OS Kernel	No		
\$f33554432-\$f67110863	33554432-67110863 Reserved for OS Kernel	No		
\$f67110864-\$f134217727	67110864-134217727 Reserved for OS Kernel	No		
\$f134217728-\$f268435455	134217728-268435455 Reserved for OS Kernel	No		
\$f268435456-\$f536879911	268435456-536879911 Reserved for OS Kernel	No		
\$f536879912-\$f1073741824	536879912-1073741824 Reserved for OS Kernel	No		
\$f1073741824-\$f2147483647	1073741824-2147483647 Reserved for OS Kernel	No		
\$f2147483648-\$f4294967295	2147483648-4294967295 Reserved for OS Kernel	No		

ARITHMETIC CORE INSTRUCTION SET					OPCODE/ FUNCT
NAME	MNE- MON- FOR- MAT	OPERATION (in Verilog)			(Hex)
Divide	div R	$R_d \leftarrow R_s / R_c$			0-2, 1a
Divide Unsigned	divu R	$R_d \leftarrow R_s / R_c$			0-2, 1b
Multiply	mult R	$R_d \leftarrow R_s * R_c$			0-2, 18
Multiply Unsigned	multu R	$R_d \leftarrow R_s * R_c$			0-2, 19
Branch On FP True	bctf I	$\text{if}(\text{FPCond} \neq \text{FPZ}) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$	(4)		1000
Branch On FP False	bctf I	$\text{if}(\text{FPCond} \neq \text{FPZ}) \text{PC} \leftarrow \text{PC} + 4 + \text{BranchAdd}$	(4)		1000
FP Compare Single	c.s.s.d	$\text{FPCond} \leftarrow \text{FPZ} \text{ if } R_s < R_c$			
FP Compare Double	c.s.d	$\text{FPCond} \leftarrow \text{FPZ} \text{ if } R_s < R_c$			
FP Add Single	add.s	$R_d \leftarrow R_s + R_c$			1009-0
FP Divide Single	div.s	$R_d \leftarrow R_s / R_c$			1009-0
FP Multiply Single	mul.s	$R_d \leftarrow R_s * R_c$			1009-0
FP Subtract Single	sub.s	$R_d \leftarrow R_s - R_c$			1009-0
FP Add Double	add.d	$R_d \leftarrow R_s + R_c$			1010-0
FP Divide Double	div.d	$R_d \leftarrow R_s / R_c$			1010-0
FP Multiply Double	mul.d	$R_d \leftarrow R_s * R_c$			1010-0
FP Subtract Double	sub.d	$R_d \leftarrow R_s - R_c$			1010-0
Move From Hi	mfhi R	$R_d \leftarrow R_s$			0-2, 10
Move From Lo	mflo R	$R_d \leftarrow R_s$			0-2, 11
Move From Control	mfcr R	$R_d \leftarrow R_s$			0-2, 12
Load FP Single	l.s	$R_d \leftarrow \text{M}[R_s + \text{SignExtImm}]$	(2)		1009-0
Load FP Double	l.d	$R_d \leftarrow \text{M}[R_s + \text{SignExtImm}]$	(2)		1009-0
Store FP Single	s.s	$\text{M}[R_s + \text{SignExtImm}] \leftarrow R_c$	(2)		1009-0
Store FP Double	s.d	$\text{M}[R_s + \text{SignExtImm}] \leftarrow R_c$	(2)		1009-0


ASSEMBLER DIRECTIVES					POWERS OF 2
.data [addr]*	Subsequent items are stored in the data segment				2 ⁰ = 1
.data [addr]*	Subsequent items are stored in the kernel data segment				2 ¹ = 2
.text [addr]*	Subsequent items are stored in the kernel text segment				2 ² = 4
.text [addr]*	Subsequent items are stored in the text segment				2 ³ = 8
.word [addr]*	Starting at [addr] if specified				2 ⁴ = 16
.word [addr]*	Store string in memory, but do not null-terminate it				2 ⁵ = 32
.word [addr]*	Store string in memory and null-terminate it				2 ⁶ = 64
.word [addr]*	Store the n values in successive bytes of memory				2 ⁷ = 128
.word [addr]*	Store the n floating-point double precision numbers in successive memory locations				2 ⁸ = 256
.word [addr]*	Store the n floating-point single precision numbers in successive memory locations				2 ⁹ = 512
.word [addr]*	Store the n 16-bit quantities in successive memory locations				2 ¹⁰ = 1024 = 1 K
.word [addr]*	Store the n 32-bit quantities in successive memory locations				2 ¹¹ = 2048 = 2 K
.word [addr]*	Store the n 64-bit quantities in successive memory locations				2 ¹² = 4096 = 4 K
.word [addr]*	Store the n 128-bit quantities in successive memory locations				2 ¹³ = 8192 = 8 K
.word [addr]*	Store the n 256-bit quantities in successive memory locations				2 ¹⁴ = 16384 = 16 K
.word [addr]*	Store the n 512-bit quantities in successive memory locations				2 ¹⁵ = 32768 = 32 K
.word [addr]*	Store the n 1024-bit quantities in successive memory locations				2 ¹⁶ = 65536 = 64 K
.word [addr]*	Store the n 2048-bit quantities in successive memory locations				2 ¹⁷ = 131072 = 128 K
.word [addr]*	Store the n 4096-bit quantities in successive memory locations				2 ¹⁸ = 262144 = 256 K
.word [addr]*	Store the n 8192-bit quantities in successive memory locations				2 ¹⁹ = 524288 = 512 K
.word [addr]*	Store the n 16384-bit quantities in successive memory locations				2 ²⁰ = 1048576 = 1 M
.word [addr]*	Store the n 32768-bit quantities in successive memory locations				2 ²¹ = 2097152 = 2 M
.word [addr]*	Store the n 65536-bit quantities in successive memory locations				2 ²² = 4194304 = 4 M
.word [addr]*	Store the n 131072-bit quantities in successive memory locations				2 ²³ = 8388608 = 8 M
.word [addr]*	Store the n 262144-bit quantities in successive memory locations				2 ²⁴ = 16777216 = 16 M
.word [addr]*	Store the n 524288-bit quantities in successive memory locations				2 ²⁵ = 33554432 = 32 M
.word [addr]*	Store the n 1048576-bit quantities in successive memory locations				2 ²⁶ = 67110864 = 64 M
.word [addr]*	Store the n 2097152-bit quantities in successive memory locations				2 ²⁷ = 134217728 = 128 M
.word [addr]*	Store the n 4194304-bit quantities in successive memory locations				2 ²⁸ = 268435456 = 256 M
.word [addr]*	Store the n 8388608-bit quantities in successive memory locations				2 ²⁹ = 536879912 = 512 M
.word [addr]*	Store the n 16777216-bit quantities in successive memory locations				2 ³⁰ = 1073741824 = 1 G
.word [addr]*	Store the n 33554432-bit quantities in successive memory locations				2 ³¹ = 2147483648 = 2 G
.word [addr]*	Store the n 67110864-bit quantities in successive memory locations				2 ³² = 4294967296 = 4 G

COMP557

Computer Graphics

- Fundamental mathematical, algorithmic and representational issues in computer graphics
- Learn by doing! 4 assignments.

Homogeneous Coordinates, 3D Affine Transformations, Ray Tracing, Rasterization, Z-buffer, Illumination Models, Perspective Projection, Anaglyphs, Mesh Data Structures, Curves, Surfaces, Subdivision, Simplification, Texture Mapping, Shadows, Radiosity, Colour, Compositing



COMP559

Computer Animation

- Computational techniques for creating computer animation.
- Focus on physically based methods
- Learn with small interactive assignments and mini-project

ODEs, Numerical Integration, Stability, Mass-spring Systems, Constraints and Stabilization, Collision Detection, Collision Response, Contact LCPs, Motion Capture, Character Animation, Fluid Simulation (SPH and Eulerian), 3D Rigid Motion, IK, Elastic Solids



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

DON'T FORGET Assignment Project Exam Help TO DO COURSE <https://powcoder.com> Add WeChat powcoder EVALUATIONS

...official evaluations, but also consider ratemyprofessors.com

10/17/2018



AWESOME

5.0

OVERALL QUALITY

3.0

LEVEL OF
DIFFICULTY

COMP273

LECTURE HEAVY

ACCESSIBLE OUTSIDE CLASS

CARING

For Credit: Yes

Attendance: Mandatory

Textbook Used: Yes

Would Take Again: Yes

Grade Received: N/A

Truly cares about students' concerns and promptly answers questions on the discussion section of myCourses. Lectures may be a bit confusing for those who haven't learned some jargon, but he goes through many examples in class. And also remember: "what did we do last class?"

0 people found this useful

0 people did not find this useful

report this rating

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

10/09/2018



AWFUL

1.0

OVERALL QUALITY

5.0

LEVEL OF
DIFFICULTY

COMP273

TEST HEAVY

TOUGH GRADER

LOTS OF HOMEWORK

For Credit: Yes

Attendance: Not Mandatory

Textbook Used: No

Would Take Again: No

Grade Received: N/A

terrible explanation

1 person found this useful

1 person did not find this useful

report this rating

4 / 5

Overall Quality Based on 75 ratings

Paul Kry 

Professor in the Computer Science department at
McGill University

99%

Would take again

3.3

Level of Difficulty

Rate Professor Kry

I'm Professor Kry | Submit a Correction

Professor Kry's Top Tags

HILARIOUS

AMAZING LECTURES

CARING

RESPECTED

LOTS OF HOMEWORK

Assignment Project Exam Help

4 on Scale of 1 to 5? If 1 is 0% and 5 is 100%...

<https://powcoder.com>

75% B+ (just barely)
Add WeChat powcoder

Reducing discrimination through norms or information

[Boring, Philippe 2017]

- a) Simply reminding people not to be biased when filling out their teaching evaluations seems not to have an effect.
- b) If as well as the reminder, you inform people that that *bias really does exist*, in their exact setting, then does help reduce the resulting bias.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

