Single Cycle CPU Databath


https://powcoder.com

Add WeChat powcoder


Review from earlier in the term

- Use multiplexer (mux) to select among input
 - S input bits selects 2^S inputs
 - Each input can bansbits wideringerendent of s
- ALU can be implemented using a mux https://powcoder.com
 - Coupled with basic block elements
- N-bit adder-subtractor done using N°1-bit adders with XOR gates on input
 - XOR serves as conditional inverter
- Programmable Logic Arrays are often used to implement our Control Logic (for instance, in a finite state machine)


Review, 1 bit ALU



Review, 32 bit ALU



Review: 5 parts of any Computer



Outline

- Design a processor: step-by-step
- Requirements of the Instruction Set Assignment Project Exam Help
- Hardware components that match the instruction set https://powcoder.com
 requirements


Add WeChat powcoder

How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA) \Rightarrow datapath <u>requirements</u>
 - Meaning of each instruction is given by the register transfers
 - Datapath must include storage element for ISA registers
 - Datapath must support datapse/gistewtradefecom
- 2. Select set of datapath camponents and establish clocking methodology
- 3. Assemble datapath meeting requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

Review: The MIPS Instruction Formats

All MIPS instructions are 32 bits long, 3 formats:



- The different fields WeChat powcoder
 - op: operation ("opcode") of the instruction
 - rs, rt, rd: the source and destination register specifiers
 - shamt: shift amount
 - funct: selects the variant of the operation in the "op" field
 - address / immediate: address offset or immediate value
 - target address: target address of jump instruction

Step 1a: The MIPS-lite Subset for today

21


5 bits

d We Chat now Fode

5 bits



- addu rd, rs, rt
- subu rd, rs, rt



16 bits

immediate

16 bits

16

5 bits

5 bits

OR Immediate: Assignment immediate

6 bits


6 bits


26

- ori rt, rs, imm16
- https://powcoder.com
- LOAD and **STORE Word**

BRANCH:

- sw rt, rs, imm16
- lw rt, rs, imm16







Register Transfer Language

RTL gives the *meaning* of the instructions

```
- {op, rs, rt, rd, shamt, funct} = MEM[PC]
```

- {op , rs , rt , Imm16} = MEM[PC]
 Start by fetching the instruction, then execute transfers

```
Instruction
               Register Transfers
Intips://powcoder.com
R[rd] = R[rs] + R[rt]; PC = PC + 4
ADDU
               SUBU
               R[rt] = R[rs] \mid zero ext(Imm16); PC = PC + 4
ORI
               R[rt] = MEM[R[rs] + sign_ext(Imm16)]; PC = PC + 4
LOAD
               MEM[R[rs] + sign\_ext(Imm16)] = R[rt]; PC = PC + 4
STORE
               if (R[rs] == R[rt]) then
BEQ
                    PC = PC + 4 + (sign ext(Imm16) | | 00)
               else PC = PC + 4
```

Step 1: Requirements of the Instruction Set

- Memory (MEM)
 - instructions & data
- Registers (R: 32 x 32) Assignment Project Exam Help

– read RS

– read RT
https://powcoder.com

Write RT or RD


Add WeChat powcoder

- PC
- Extender (sign extend)
- Add and Sub: register or extended immediate
- Add 4 or extended immediate to PC

Step 2: Components of the Datapath

- Combinational Elements
- Storage Elementssignment Project Exam Help
 - Clocking methodology
 - https://powcoder.com

 We will use falling edge triggered element in these examples, thus you will see a small circle in frantabilithe Charkpowcoder




Logisim puts a negation circle in front of the clock to denote falling edge trigger. The circle is absent if you have a rising edge trigger.


Combinational Logic Elements (Building Blocks)

Adder

• MUX

• ALU





ALU Needs for MIPS-lite + Rest of MIPS

Addition, subtraction, logical OR, ==

```
ADDU R[rd] = R[rs] + R[rt]; ...

SUBU R[rd]signment Project Exam Help

ORI R[rt] https://powcoder.com*xt(Imm16)...

BEQ if ( R Add WeChat bowcoder.
```

- Test to see if output == 0 for any ALU operation lets us implement the == equality test. How?
 - A-B == 0?
- Textbook also adds AND, SLT (1 if A < B, else 0)
- ALU follows Chapter 3 / Appendix C.5

Subtract, then use a giant nor... draw a truth table!

Storage Element: Idealized Memory

Data In

Write Enable

Address

DataOut

- Memory (idealized)
 - One input bus: Data In
 - One output bus: Datas Quenment Project Exam I
- - If Write Enable = 1 then And downers hat growthed down in memory to be written (it will be set to word on the **Data In** bus)
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - Address valid ⇒ Data Out valid after "access time."

Storage Element: Register (Building Block)

Similar to D Flip Flop except

N-bit input and output


• Write Enable inpussignment Project Exam Help/

– Write Enable:

https://powcoder.com

• When 0 Data Out will not change Add WeChat powcoder

When 1 Data Out will become Data In



Storage Element: Register File


- Register File consists of 32 registers:
 - Two 32-bit output busses: busA, busB
 - One 32-bit input bus: busW

Assignment Project Exam Helpus W

Register is selected by:

- RA (number) selects the register to patte and selects the register to pattern and se

- RB (number) selects the register to put on busB (data)
- RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid => busA or busB valid after "access time."



Step 3: Assemble DataPath meeting requirements

- Register Transfer <u>Requirements</u>
 - ⇒ Datapath <u>Assembly</u> Assignment Project Exam Help
- Instruction Fetch
- Read Operands and Execute Operation
 Add WeChat powcoder


3a: Overview of the Instruction Fetch Unit

Common register transfer language operations


 Fetch the Instruction: mem[PC]
 Assignment Project Exam Help – Update the program counter: https://powcoder.com • Sequential Code: PC = PC + 4Add WeChat powcoder **Next Address** Logic Branch and Jump: PC = "something else" Address **Instruction Word** Instruction Memory

3b: Add & Subtract


- R[rd] = R[rs] op R[rt] Ex.: addU rd, rs, rt
 - Ra, Rb, and Rw come from instruction's Rs, Rt, and Rd fields



 ALUctr and RegWr: control logic after decoding the instruction https://powcoder.com




Already defined register file, ALU




- Storage elements clocked https://peacher.com
- Being physical devices, flip flop (FF) hat per propertional logic have some delay
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF, and we have the usual clock-to-Q delay
- "Critical path" (longest path through logic) determines length of clock period

Register-Register Timing: One complete cycle



3c: Logical Operations with Immediate


• R[rt] = R[rs] op ZeroExt[imm16]]




3d: Load Operations

R[rt] = Mem[R[rs] + SignExt[imm16]]

Example: lw rt, rs, imm16




- Modify immediate extender to sign or zero extend based on ExtOp control signal
- Include memory in datapath
- Include mux for selecting ALU or memory




3e: Store Operations


Mem[R[rs] + SignExt[imm16]] = R[rt]
 Ex.: sw rt, rs, imm16



- For store to work we must connect busB to memory Data In
- Datapath now mostly complete!



3f: The Branch Instruction



- beq rs, rt, imm16
 - mem[PC] reignment retriction Helemory
 - Equal = R[rs] https://tpopadoulate.omanch condition
 - if (Equal) Calculate the next instruction's address
 - PC = PC + 4 + (SignExt(imm16) x 4)


else

• PC = PC + 4

Datapath for Branch Operations


• beq rs, rt, imm16

Datapath generates condition (equal, e.g., zero on subtract)




Based on Garcia's CS61C

Putting it All Together: A Single Cycle Datapath!!



An Abstract View of the Implementation



Questions

A. If the destination reg is the same as the source reg, we could compute the incorrect value!

Assignment Project Exam Help No, clocking prevents this

B. We're going to be able to read 2 registers and write a 3rd in 1 cycle

Add WeChat powcoder

Yes

C. Datapath is hard, Control is easy

No, control is hard



Questions

A. Our ALU is a synchronous device

No, it is a combinatorial circuit Assignment Project Exam Help

- B. We should use the main ALU to compute PC=PC+4 https://powcoder.com

 No, it is needed for other purposes Add WeChat powcoder
- C. The ALU is inactive for memory reads or writes.

No, the ALU is used to compute the offset

Questions


- A. SW can peek at HW (past ISA abstraction boundary) for optimizations Probably
- B. SW can depend on particular HW implementation of ISA Probably not https://powcoder.com
- C. Timing diagrams serve and Wretilest powcoder debugging tool in design of circuits

Yes



Summary: Single cycle datapath

- 5 steps to design a processor
 - 1. Analyze instruction set ⇒ datapath <u>requirements</u>
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that the feet attemption to determine setting.
 - 5. Assemble the control logic
- Control is the hard part
- Next time!



Review and More Information

Textbook Chapter 4, Sections 4.1 to 4.3

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Extra Questions

- 1. $(a'+b) \cdot (a+b) = b$
- 2. N-input gates can be thought of cascaded 2-input gatesignment, Project Exam Help (a Δ b Δ c Δ d) = a Δ (b Δ (c Δ d)) where Δ is one the AND, VSR, XDR, NAND
- 3. You can use North alever withing to simulate AND, OR, & NOT
- 4. During read operation, the register file behaves as a combinational logic block



Extra Questions, True or False

- 1. Truth table for mux with 4-bits of signals has 2⁴ rows
- 2. We could cascade N 1-bit shifters to make 1 Nubit/shifterdercolm srl
- 3. If 1-bit added to the Time of the bit adder delay would also be T
- 4. Virtual memory would be impossible without a TLB

