Assignment Project Exam Help VITTUAL IVIEMORY

https://powcoder.com

Add WeChat powcoder

Review (1/2)


- Caches are NOT mandatory:
 - Processor performs arithmetic
 - Memory stores data

 Assignment Project Exam Help
 - Caches simply make thints sgoposte oder.com
- Each level of memory hierarchyristipsty subset of next higher level
- Caches speed up due to temporal locality: store data used recently
- Block size > 1 word speeds up due to spatial locality: store words adjacent to the ones used recently

Review (2/2)

- Cache design choices:
 - size of cache: speed v. capacity
 - direct-mapped v. Assignment Project Exam Help
 - for N-way set assoc: thoise/ptwcoder.com
 - block replacement policy Add WeChat powcoder
 - 2nd level cache?
 - Write through v. write back?
- Use performance model to pick between choices, depending on programs, technology, budget, ...


Another View of the Memory Hierarchy



Virtual Memory


- If Principle of Locality allows caches to offer (usually) speed of cache memory with size of DRAM memory, then recursively why isotuse at next level to give speed of DRAM memory, size of Disk memory, size of Disk memory.
- Called "Virtual Memory" WeChat powcoder
 - Also allows OS to share memory, protect programs from each other
 - Today, more important for <u>protection</u> vs. just another level of memory hierarchy
 - Historically, it predates caches

Virtual to Physical Addr. Translation



- Each program openative (Thits pown widter al address space; as if it were the only program running
- Each "process" is protected from the other
- OS can decide where each goes in memory
- Hardware (HW) provides virtual -> physical mapping

Simple Example: Base and Bound Reg



intel


PROCESSOR MANAGEMENT AND INITIALIZATION

```
STAKTUP_DATA ENUS
       MOV DWORD PTR [EBX]+8, LINEAR_PROTO_LO
       MOV DWORD PTR [EBX]+12, LINEAR_PROTO_HI
       MOV TEMP_GDT_scratch. table_linear, EBX
       MOV TEMP_GDT_scratch.table_lim, 15
       DB 66H
       LGDT TEMP_GDT_scratch
       , enter protected Assignment Project E
 1698
        RAM_START + size (STARTUP_DATA)
      MOV EAX, RAM_START
      ADD EAX, OFFSET (end_data)
      MOV EBX, RAM_START
      MOV ECX, CS BASE
      ADD ECX, OFFSET (GDT_EPROM)
1705
                                   dd WeChat p
     MOV ESI, [ECX]. table_linear
1706
     MOV EDI, EAX
1707
     MOVZX ECX, [ECX]. table_lim
     MOV APP_GDT_ram[EBX]. table_lim, CX
     INC ECX
     MOV EDX. EAX
     MOV APP_GDT_ram[EBX]. table_linear, EAX
                   PTR ES: [EDI], BYTE PTR DS: [ESI]
```

GDT: Global descriptor table

On 286 machines, it allowed for base and bound, while indirection and virtual memory was not introduced to x86 chips until the 386 (in 1986)

```
; here with a near JMP generated by the builder. This
     ; label must be in the top 64K of linear memory.
156
      PUBLIC STARTUP
157 STARTUP:
     DS,ES address the bottom 64K of flat linear memory
      ASSUME DS:STARTUP_DATA, ES:STARTUP_DATA
        d GDTR with temporary GDT
                SX,TEMP_GDT; build the TEMP_GDT in low ram,
             TOWO RD PTA (EEX) 0 ; where we can address CWO PD PTA (EEX) 44,0
                DWORD PTR [EBX]+8, LINEAR_PROTO_LO
               DWORD PTR [EBX]+12, LINEAR_PROTO_HI
               TEMP_GDT_scratch.table_linear,EBX
               TEMP_GDT_scratch.table_lim,15
                           ; execute a 32 bit LGDT
         LGDT TEMP_GDT_scratch
174 ; enter protected mode
         MOV CRO.EBX
178
      clear prefetch queue
         JMP CLEAR LABEL
181 CLEAR_LABEL:
      make DS and ES address 4G of linear memory
                CX,LINEAR_SEL
185
         MOV
                DS,CX
186
         MOV
                ES,CX
187
188
       do board specific initialization
189
190
191
```



Virtual Memory Mapping Function

- Cannot have simple function to predict arbitrary mapping
- Use table lookup of mappings

Virtual addressment Prejage Frambelp



Offset


- Use table lookup https://paweopfermappings:
 - Page number is Adex WeChat powcoder
- Virtual Memory Mapping Function
 - Physical Offset = Virtual Offset
 - Physical Page Number = PageTable[Virtual Page Number]
 - (P.P.N. also called "Page Frame")

Page Table

- A page table is an operating system structure which contains the mapping of virtual addresses to physical locations
 - There are several different ways ight up to the operating system, to keep this data around https://powcoder.com
- Each process running in the operating system has its own page table

 Add WeChat powcoder
 - "State" of process is PC, all registers, plus page table
 - OS changes page tables by changing contents of <u>Page Table Base</u> <u>Register</u>


Address Mapping: Page Table



Page Table located in physical memory

Page Table Continued

- Page Table Entry (PTE) Contains either Physical Page
 Number or indication not in Main Memory (Valid = 0)
 - OS maps to disk if Not Valid (V = 0)



• If valid, check permission to use page: Access Rights (A.R.) may be Read Only, Read/Write, Executable

Notes on Page Table

- Solves Fragmentation problem: all chunks same size, so all holes can be used
- OS must resegiven "Forther Brace" Forther Edge each process
- To grow a process, ask Operating System https://powcoder.com
 If unused pages, OS uses them first

 - If not, OS swapstobine other sector of the contract of the c
 - (Least Recently Used to pick pages to swap)
- Each process has own Page Table
- Will add details, but Page Table is essence of Virtual Memory

Analogy

Book title like virtual address

"See MIPS Run"

- Call number like physical address 0475 9 473 588 2007 Assignment Project Exam Help
- Card catalogue like page table, mapping from book title to call https://powcoder.com
 number
- On card for book, in local library *or* in another branch like valid bit indicating in main memory *or* on disk
- On card, loan restrictions are like access rights, for instance, reserved for 2-hour in library use, or 2-week checkout

Comparing the 2 levels of hierarchy

Cache Version Virtual Memory Version

Block (or Line) <u>Page</u>

Miss Assign Project Exam Help

Block Size: 32-64B https://powcoder.com

Placement: Fully Associative

Direct Mapped, Add WeChat powcoder

N-way Set Associative

Replacement: Least Recently Used

LRU or Random or... (LRU)


Write Thru or Back Write Back

Virtual Memory Problem #1

- Observation: since locality in pages of data, there must be locality in virtual add adds Wechal private of those pages
- Since small is fast, why not use a small cache of virtual to physical address translations to make translation fast?
- For historical reasons, this cache is called a *Translation Lookaside Buffer*, or *TLB*

Translation Look-Aside Buffers

- TLBs usually small, typically 128 256 entries
- Like any other cache, the TLB can be direct mapped, set associative, or fully associative



Typical TLB Format

Virtual Address	Physical Address	Dirty	Ref	Valid	Access Rights
A	ssignment			Î	
https://powcoder.com					

- TLB just a cache on the page table mappings
- TLB access time to have the to excheder (much less than main memory access time)
- <u>Dirty</u>: since we use "write back" policy, need to know whether or not to write page to disk when replaced
- Ref: Used to help calculate LRU on replacement
 - Can be cleared periodically by OS, then checked later to see if page was referenced

What if page not in TLB?

- Option 1: Hardware checks page table and loads new Page Table Entry into TLB
- Option 2: Hardware traps to OS, up to OS to decide what to do
 - This is a simple and flexible strategy!
- MIPS follows Option 2. Hardware RY6Ws nothing about page table
 - That is, there is no "page table base register" and instead there is only the TLB

TLB Miss (simple strategy)

- If the address is not in the TLB,
 MIPS traps to the operating system
 - When in the operating system we don't do translation (turn off virtual memory)
- The operating system knows which program caused the TLB fault, page fault, and knows what the wirtual address desired was requested
 - So we look the entry up in the page table
 - Then we add the entry to the TLB
 - Then we resume the program again at the instruction that failed (it will not have a TLB miss next time)

What if the data is on disk?


- We load the page off the disk into a free block of memory, using a DMA transfer
 - Assignment Project Exam Help

 Meantime we switch to some other process waiting to be run
- When the DMA is complete, we get an interrupt, and can then update the process's page table powcoder
 - So when we switch back to the task, the desired data will be in memory

What if we don't have enough memory?

- Chose some physical page belonging to a program,
 - We chose the physical page to evict based on replace replace
 - If chosen page is dirty, transfer it onto the disk https://powcoder.com
 If chosen page is clean (disk copy is up-to-date),
 - If chosen page is clean (disk copy is up-to-date),
 then we can Aimply over write that data in memory
- The program previously using the chosen page must have its page table updated to reflect the fact that its memory moved somewhere else.
- Finally, the OS can update our program's page table to use this physical page

Data on Disk?



Virtual Memory Problem #2



- Not enough physical memory! Suppose 4KB pages and...
 - Have only 64 MB (2²⁶ B) of physical memory

 - How many virtual pages per physical page for N=1 process?
 - For what N will we have 1024 virtual pages/physical page?
- Spatial Locality to the rescue Chat powcoder
 - Each page is 4 KB, lots of nearby references
- Even for huge programs, typically only accessing a few pages at any given time
 - The "Working Set" of recently used pages

Virtual Memory Problem #3

- Page Table too big!
 - 4 GB Virtual Memory ÷ 4 KB page
 - ⇒ approximately significant Pagicable Entirely
 each taking up 1 word of memory
 https://powcoder.com
 ⇒ 4 MB just for Page Table for 1 process,
 - ⇒ 4 MB just for Page Table for 1 process;

 25 processes will need 100 MB for Page Tables!
- Variety of solutions to tradeoff memory size of mapping function for slower TLB misses
 - Make TLB large enough, highly associative so rarely miss on address translation
 - Alternative mapping functions are not in the scope of this course

Things to Remember 1/2

- Apply Principle of Locality Recursively
- Reduce Miss Penalty? add a (12) cache Help
- Manage memory to disk?/Treat as cache
 - Originally included protection as bonus, now protection is critical Add WeChat powcoder
 - Use Page Table of mappings vs. tag/data in cache
- Virtual memory to Physical Memory Translation too slow?
 - Add a cache of Virtual to Physical Address Translations, called a <u>TLB</u>

Things to Remember 2/2

- Virtual Memory allows protected sharing of memory between processes with less swapping to disk, less fragmentation than always-swap, or base/sound Project Exam Help
- Spatial and Temporal Lottality or early two rking Set of Pages is all that must be in memory for process to run fairly well
- TLB to reduce performance cost of VM
- Need a more compact representation to reduce memory size cost of simple 1-level page table (especially when using a 64-bit address space)

Review and More Information

Textbook 5th edition 5.7, Virtual Memory

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder