
# Single Cycle CPU Control https://powcoder.com

Add WeChat powcoder COMP 273

## Summary: A Single Cycle Datapath

Rs, Rt, Rd, Imed16 connected to datapath




#### An Abstract View of the Critical Path

This affects how much you can overclock your PC! **Critical Path (Load Operation) =** Delay clock through PC (FFs) + **Instruction Memory's Access Time +** 

Register File's Access Time, +

ALU to Perform a 32-bit Add +




# Recap: Meaning of the Control Signals

nPC MUX sel:  $0 \Rightarrow PC \leftarrow PC + 4$ "n"=next  $1 \Rightarrow PC \leftarrow PC + 4 +$ {SignExt(Im16), 00 } Assignment Project Exam Help
 This is the version without jump https://powcoder.com Inst instructions **Memory** Adr **VeChat powdoder** 32 Mux PC Adder

#### Instruction Fetch Unit at the End of **BRANCH**

31 26 21 16 0 op rs rt immediate

• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]\*4;




## Recap: Meaning of the Control Signals

ExtOp: "zero", "sign" MemWr: 1 ⇒ write memory


**ALUsrc:**  $0 \Rightarrow \text{regB}$ ; MemtoReg:  $0 \Rightarrow \text{ALU}$ ;  $1 \Rightarrow \text{Mem}$ 

1  $\Rightarrow$  immed RegDst: 0  $\Rightarrow$  "rt"; 1  $\Rightarrow$  "rd"

ALUctr: "add", "sub", "or" RegWr: 1 ⇒ write register




### RTL: The ADD Instruction




#### add rd, rs, rt


- MEM[Passignment Project Exam Help
  - -Fetch the instruction from memory
- R[rd] = R[rs] R[rthat powcoder
  - The actual operation
- PC = PC + 4
  - Calculate the next instruction's address

## The Single Cycle Datapath during ADD







## Single Cycle Datapath during **OR** Immediate?




#### R[rt] = R[rs] OR ZeroExt[Imm16]




## The Single Cycle Datapath during LOAD?




#### R[rt] = Data Memory {R[rs] + SignExt[imm16]}




## The Single Cycle Datapath during **STORE**?




#### Data Memory {R[rs] + SignExt[imm16]} = R[rt]



# The Single Cycle Datapath during BRANCH



# The Single Cycle Datapath during JUMP



Clk -

**ALUctr** 

X

Zero extend

**ExtOp** 

X

**ALUSrc** 

X

RegDst RegWr

X

Memory

**MemtoReg** 

X

nPCsel


X

Jump

**NriteEnable** 

MemWr

# Step 4: Given Datapath: RTL ⇒ Control




# A Summary of the Control Signals

See Appen	dix B								•	
Page 50 onward func (or green reference sheet) op		10 0000	10 0010	We Don't Care!						
		00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010		
		add	sub	ori	lw	sw	beq	jump		
See 4.4, and Appendix C	RegDst	1	1	0	0	X	X	X		
	ALUSrc	0	0	1	1	1	0	X		
	MemtoReg 🛕	csi <sup>l</sup> oni	ne <sup>0</sup> nt	Prhie	et Ex	am' Ho	<u> </u>	X		
	RegWrite		1	1	1	0	0	0	)	
	MemWrite	htt	$\frac{0}{2}$	ow <mark>co</mark>	dek c	nm <sup>1</sup>	0	0	0	
	nPCsel	0	95.77 P	0	0	0	1	X		
	Jump	0	d W	Chat	nowe	oder	0	1		
	ExtOp	X	u v c	Chat	po <sub>l</sub> w c	oder	X	X		
	→ ALUctr<3:0>	Add	Subtract	Or	Add	Add	Subtract	X		
	31 26	2	1	16	11	6		0		
R-typ	oe op	rs	rt	1	rd	shamt	fun	ct add	l, sub	
I-type op		rs	rt		immediate				, lw, sw, beq	
J-type op		target address							np	


# Question: Build Control Logic to implement Jump





Jump

## Control Logic to implement Jump




# Question, True or False 🥏

- 1. We should use the main ALU to compute PC=PC+Assignment Project Exam Help
- 2. The ALU is https://powfooder.com memory reads or writes. Add WeChat powcoder

True, false, or don't care?






- A. MemToReg='x' & ALUctr='sub'. <u>SUB</u> or <u>B</u>EQ?
- B. Which of the two signals is not the same (i.e., 1, 0, x) for ADD, LW, SW? RegDst or ALUctr?
- C. "Don't Care" signals are useful because we can simplify our implementation of the combinatorial Boolean control functions. F / T?

# And in Conclusion... Single cycle control

- 5 steps to design a processor
  - Analyze instruction set => datapath <u>requirements</u>
  - Select set of datapath components & establish clock methodology
  - Assemble Action and the Action of the Action
  - Analyze implementation of each instruction to determine setting of control points that process are control points that process are control points that the control points the contr

5. Assemble the control logic Add WeChat power
 Control is the hard part

- MIPS makes that easier
  - Instructions same size
  - Source registers always in same place
  - Immediates same size, location
  - Operations always on registers/immediates



### Review and More Information

Textbook Section 4.4

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder