Assignment Project Exam Help Virtual Memory & Cache

Add WeChat powcoder COMP 273


Reviewing the big picture

Review 1/2


- Apply Principle of Locality Recursively
- Reduce Miss Penalty? add a (L2) cache Assignment Project Exam Help
- Manage memory to disk? Treat as cache https://powcoder.com
 - Included protection as bonus, now critical
 - Use <u>Page Table</u> of mappings
 vs. tag/data in cache
- Virtual memory to Physical Memory Translation too slow?
 - Add a cache of Virtual to Physical Address Translations, called a <u>TLB</u>

Review 2/2

- Virtual Memory allows protected sharing of memory between processes with less swapping to disk, less fragmentation than always-swap
 Assignment Project Exam Help
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well wooder
- TLB to reduce performance cost of VM
- Need more compact representation to reduce memory size cost of simple 1-level page table (especially $32-\Rightarrow 64$ -bit address): 2-level page tables.



Principle of Locality (in time, in space) + Hierarchy of Memories of different speed, cost; exploit to improve cost-performance



Can DRAM replace hard drives and SSDs? RAMCloud creators say yes

By Jon Brodkin | Published about 19 hours ago





The idea of replacing hard disk drives with flash memory has been gaining steam in the IT industry. But a research group at Stanford University is going even further: they say the goal should be to replace hard disks with DRAM.

While it's just in the prototype phase, the Stanford group is trying to make it a reality with a project called RAMCloud, which can aggregate memory from thousands of commodity servers to dramatically speed up data access. Hard disks, and perhaps flash, would still be used for backup, a crucial consideration because when DRAM loses power it also loses data. But in daily operations, all the information applications access would come directly from DRAM.


Why Caches?

- 1989 first Intel CPU with cache on chip
- 1998 Pentium III has two levels of cache on chip





Another View of the Memory Hierarchy



Why virtual memory? (1/2)

Protection

Regions of the address space can be read only, execute only, ...
 Assignment Project Exam Help

Flexibility

- Portions of a program batpbe placechalogywhere, without relocation

Expandability

Add WeChat powcoder

- Can leave room in virtual address space for objects to grow

Storage management

 Allocation/deallocation of variable sized blocks is costly and leads to (external) fragmentation; paging solves this

Why virtual memory? (2/2)

- Generality
 - Ability to run programs larger than size of physical memory
- Storage efficiency Assignment Project Exam Help
 - Retain only most important portions of the program in memory https://powcoder.com
- Concurrent I/O
 - Execute other processes while to ading dumping page

Virtual Memory Overview (1/3)

Add WeChat powcoder

- User program view of memory:
 - Contiguous
 - Start from some setsaignment Project Exam Help
 - Infinitely large https://powcoder.com
 - Is the only running program
- Reality:
 - Non-contiguous
 - Start wherever available memory is
 - Finite size
 - Many programs running at a time

Virtual Memory Overview (2/3)

- Virtual memory provides:
 - Illusion of contiguous memory
 Assignment Project Exam Help
 All programs starting at same set address

 - Illusion of effectively https://powcoder.com (2³² or 2⁶⁴ bytes) Add WeChat powcoder
 - Protection

Virtual Memory Overview (3/3)

- Implementation:
 - Divide memory into "chunks" (pages)
 Assignment Project Exam Help
 Operating system controls page table that maps virtual addresses
 - Operating system controls page table that maps virtual addresses into physical addresses
 into physical addresses
 - TLB is a cache for the pageweblat powcoder
 - Can think of memory as a cache for disk


Why Translation Lookaside Buffer (TLB)?

- Paging is most popular implementation of virtual memory
- In a page of implementation, every with ual memory access must be checked with the corresponding entry of the Page Table (which is stored in physical memory) We provide which is stored in
- Cache of Page Table Entries (TLB) makes address translation possible without memory access (to read page table)
- TLB exploits temporal and spatial locality, making the common case memory accesses fast

Load data example

- Suppose we are fetching (loading) some data:
 - Check TLB (input: VPN, output: PPN)
 - hit: fetch translationignment Project Exam Help
 - miss: check page table (in memory) der.com
 - Page table hit: fetch translation
 - Page table miss: page fault Cletch page troom disk to memory, return translation to TLB
 - Check cache (input: PA, output: data)
 - hit: return value
 - miss: fetch value from memory

Paging/Virtual Memory Review



Three Advantages of Virtual Memory

1) Translation

- Program can be given consistent view of memory, Assignment Project Exam Help even though physical memory is scrambled
- Makes multiple processes reasonable
- Only the most important part of program, i.e., the "Working Set", must be in physical memory
- Contiguous structures (like stacks) use only as much
 physical memory as necessary yet still grow later

Three Advantages of Virtual Memory

2) Protection:

- Different processes protected from each other Assignment Project Exam Help
- Different pages can be given special behaviour https://powcoder.com
 (Read Only, Invisible to user programs, etc).
- Kernel data protective hourses drograms
- Very important for protection from malicious programs (viruses)
- Special Mode in processor ("Kernel mode") allows processor to change page table/TLB

Three Advantages of Virtual Memory

3) **Sharing**:

Can map same physical page to multiple users ("Shared memory")
 Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder


Crossing the System Boundary

 System loads user program into memory and "giveA's stgusment Project Exam He the processor

Switch back

- SYSCALL

- request service
- I/O
- TRAP (overflow)
- Interrupt



Instruction Set Support for VM/OS

- How to prevent user program from changing page tables and go anywhere?
 - − Bit in Status Register de Eignnes Whet Rie th Exem de lor OS (kernel) mode:



<u>Kernel/User bit (KU)</u> (0 \Rightarrow kernel, 1 \Rightarrow user)

- On exception/interrupt disable interrupts (IE=0) and go into kernel mode (KU=0)
- Only change the page table when in kernel mode (Operating System)

Syscall

- How does user invoke the OS?
 - syscall instruction: invoke the kernel (Go to 0x80000080, change to kernel mode)
 - By software conventibites */powers/stemmervice requested: OS performs request
 Add WeChat powcoder


4 Questions for Memory Hierarchy

- Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found fift is in the upper level? (Block identification)/powcoder.com
- Q3: Which block should be replaced on a miss? (Block replacement)
- Q4: What happens on a write? (Write strategy)




Q1: Where block placed in upper level?

- Block 12 placed in 8 block cache:
 - Fully associative, direct mapped, 2-way set associative
 - S.A. Mapping = Block Number Mod Number Sets



Q2: How is a block found in upper level?



Add WeChat powcoder

- Direct indexing (using index and block offset), tag compares, or combination
- Increasing associativity shrinks index, expands tag

Q3: Which block replaced on a miss?

- Easy for Direct Mapped
- Set Associative or Fully Associative:
 - Random Assignment Project Exam Help
 - LRU (Least Receptly/ Looder.com

Miss Rates	s Example					
Miss Rates Exam Associativity:		way	Chat powcoder 4-way		8-way	
Size	LRU	Ran	LRU	Ran	LRU	Ran
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%


Q4: What to do on a write hit?

- Write-through
 - update the word in cache block and corresponding word in memory
- Write-back

- Assignment Project Exam Help
- update word in cache block
 allow memory word to be stale
- => add 'dirty' bit to each link did twie Ohthatabow mode be updated when block is replaced
- => OS flushes cache before I/O !!!
- Performance trade-offs?
 - WT: read misses cannot result in writes
 - WB: no writes of repeated writes

Address Translation & 3 Concept tests

Virtual Address



Cache and Virtual Memory

- Virtual memory and cache work together
- Hierarchy must be preserved Assignment Project Exam Help
 - When a page is migrated to disk, the OS will flushing the contents of the page from the cather://powcoder.com
 - Also modifies page table a well produce a fault.

Question

- 2
- A memory reference can encounter three different types of misses:
 Assignment Project Exam Help
 TLB miss, page fault, cache miss
- Consider all combinations of these events with one or mothe continuous (700 cossibilities).
- State if each event can actually occur and under what circumstances

Answer

TLB	PAGE TABLE	CACHE	POSSIBLE? HOW?
Hit	Hit	Miss	Possible, though page table not checked if TLB hits
Miss	Hit	Hit ASS1	Possible, though page table not checked if TLB hits gnment Project Exam Help LB misses, but entry found in page table; after retry, data is found in cache
Miss	Hit	Miss	https://powcoder.com TLB-misses, but entry found in page table; after retry, data misses in cache
Miss	Miss	Miss	Add WeChat powcoder TLB misses and is followed by a page fault; after retry, data must miss cache
Hit	Miss	Miss	impossible: cannot have a translation in TLB if page is not present in memory
Hit	Miss	Hit	impossible: cannot have a translation in TLB if page is not present in memory
Miss	Miss	Hit	impossible: data not allowed in cache if the page is not in memory

Understanding Program Performance

- Virtual memory allows a small memory to look like a large one
- A process that routinely accesses more virtual memory than it has physical memory
 will run slowly... It will Aggignately projector because the tween memory and disk,
 called thrashing
- Easiest solution: buy more https://powcoder.com
- Better solution: examine algorithms and data structures to see if you can change the locality, and reduce the number of pages you need as a working set
- TLB misses a more common problem, and can be alleviated with larger page sizes (most computer architectures support variable page sizes, but not necessarily the OS).

Cache/VM/TLB Summary: #1/3

- The Principle of Locality:
 - Program access a relatively small portion of the address space at Apping numer of Project Exam Help

 - Temporal Locality: Locality in Time
 Spatial Locality: Powcoder.com
- Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions:
 - 1) Where can block be placed?
 - 2) How is block found?
 - 3) What block is replaced on miss?
 - 4) How are writes handled?

Cache/VM/TLB Summary: #2/3

- Virtual Memory allows protected sharing of memory between processes with less swapping to disk, less fragmentation than always-swap or baseyignment Project Exam Help
- Three Problems: https://powcoder.com
 - 1) Not enough memory: Spatial Locality means small Working Set of pages OK Add WeChat powcoder
 - 2) TLB to reduce performance cost of VM
 - 3) Need more compact representation to reduce memory size cost of simple 1-level page table, especially for 64-bit address space (beyond scope of this course)

Cache/VM/TLB Summary: #3/3

- Virtual memory was controversial at the time: can software automatically manage 64KB across many programs?
 - 1000X DRAMsgigwtheramerejecorExcorarsMelp
- Today VM allows many processes to share single memory without having to swap an processes to disk;
 - VM protection today iw more important than memory hierarchy
- Today CPU time is a function of #operations and cache misses, rather than just a function of #operations.
 - What does this mean to Compilers, Data structures, Algorithms?

Review and More Information

- Textbook 5.7 Virtual Memory
- See also 5.8

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder