@@ -135,18 +135,9 @@ struct instr_emul_vie {
135
135
#define PSL_AF 0x00000010U /* bcd carry bit */
136
136
#define PSL_Z 0x00000040U /* zero bit */
137
137
#define PSL_N 0x00000080U /* negative bit */
138
- #define PSL_T 0x00000100U /* trace enable bit */
139
- #define PSL_I 0x00000200U /* interrupt enable bit */
140
138
#define PSL_D 0x00000400U /* string instruction direction bit */
141
139
#define PSL_V 0x00000800U /* overflow bit */
142
- #define PSL_IOPL 0x00003000U /* i/o privilege level */
143
- #define PSL_NT 0x00004000U /* nested task bit */
144
- #define PSL_RF 0x00010000U /* resume flag bit */
145
- #define PSL_VM 0x00020000U /* virtual 8086 mode bit */
146
140
#define PSL_AC 0x00040000U /* alignment checking */
147
- #define PSL_VIF 0x00080000U /* virtual interrupt enable */
148
- #define PSL_VIP 0x00100000U /* virtual interrupt pending */
149
- #define PSL_ID 0x00200000U /* identification bit */
150
141
151
142
/*
152
143
* The 'access' field has the format specified in Table 21-2 of the Intel
@@ -165,16 +156,12 @@ struct seg_desc {
165
156
/*
166
157
* Protections are chosen from these bits, or-ed together
167
158
*/
168
- #define PROT_NONE 0x00U /* no permissions */
169
159
#define PROT_READ 0x01U /* pages can be read */
170
160
#define PROT_WRITE 0x02U /* pages can be written */
171
- #define PROT_EXEC 0x04U /* pages can be executed */
172
161
173
162
#define SEG_DESC_TYPE (access ) ((access) & 0x001fU)
174
- #define SEG_DESC_DPL (access ) (((access) >> 5) & 0x3U)
175
163
#define SEG_DESC_PRESENT (access ) (((access) & 0x0080U) != 0U)
176
164
#define SEG_DESC_DEF32 (access ) (((access) & 0x4000U) != 0U)
177
- #define SEG_DESC_GRANULARITY (access ) (((access) & 0x8000U) != 0U)
178
165
#define SEG_DESC_UNUSABLE (access ) (((access) & 0x10000U) != 0U)
179
166
180
167
struct vm_guest_paging {
0 commit comments