16
16
#define VM1_NUM_CPUS 2U
17
17
18
18
/* Logical CPU IDs assigned to this VM */
19
- int VM1_CPUS [VM1_NUM_CPUS ] = {0U , 2U };
19
+ uint16_t VM1_CPUS [VM1_NUM_CPUS ] = {0U , 2U };
20
20
21
21
/*********************/
22
22
/* VIRTUAL MACHINE 1 */
@@ -26,7 +26,7 @@ int VM1_CPUS[VM1_NUM_CPUS] = {0U, 2U};
26
26
#define VM2_NUM_CPUS 2U
27
27
28
28
/* Logical CPU IDs assigned with this VM */
29
- int VM2_CPUS [VM2_NUM_CPUS ] = {3U , 1U };
29
+ uint16_t VM2_CPUS [VM2_NUM_CPUS ] = {3U , 1U };
30
30
31
31
static struct vpci_vdev_array vpci_vdev_array1 = {
32
32
.num_pci_vdev = 2 ,
@@ -133,26 +133,28 @@ const struct vm_description_array vm_desc_partition = {
133
133
.vm_pcpu_ids = & VM1_CPUS [0 ],
134
134
.vm_id = 1U ,
135
135
.start_hpa = 0x100000000UL ,
136
- .mem_size = 0x80000000UL , /* uses contiguous memory from host */
136
+ .mem_size = 0x20000000UL , /* uses contiguous memory from host */
137
137
.vm_vuart = true,
138
138
.bootargs = "root=/dev/sda rw rootwait noxsave maxcpus=2 nohpet console=hvc0 \
139
139
console=ttyS0 no_timer_check ignore_loglevel log_buf_len=16M \
140
140
consoleblank=0 tsc=reliable" ,
141
141
.vpci_vdev_array = & vpci_vdev_array1 ,
142
+ .mptable = & mptable_vm1 ,
142
143
},
143
144
144
145
{
145
146
/* Internal variable, MUSTBE init to -1 */
146
147
.vm_hw_num_cores = VM2_NUM_CPUS ,
147
148
.vm_pcpu_ids = & VM2_CPUS [0 ],
148
149
.vm_id = 2U ,
149
- .start_hpa = 0x180000000UL ,
150
- .mem_size = 0x80000000UL , /* uses contiguous memory from host */
150
+ .start_hpa = 0x120000000UL ,
151
+ .mem_size = 0x20000000UL , /* uses contiguous memory from host */
151
152
.vm_vuart = true,
152
153
.bootargs = "root=/dev/sda rw rootwait noxsave maxcpus=2 nohpet console=hvc0 \
153
154
console=ttyS0 no_timer_check ignore_loglevel log_buf_len=16M \
154
155
consoleblank=0 tsc=reliable" ,
155
156
.vpci_vdev_array = & vpci_vdev_array2 ,
157
+ .mptable = & mptable_vm2 ,
156
158
},
157
159
}
158
160
};
@@ -183,21 +185,21 @@ const struct e820_entry e820_default_entries[NUM_E820_ENTRIES] = {
183
185
.type = E820_TYPE_RAM
184
186
},
185
187
186
- { /* mptable */
188
+ { /* mptable 65536U */
187
189
.baseaddr = 0xF0000U ,
188
190
.length = 0x10000U ,
189
191
.type = E820_TYPE_RESERVED
190
192
},
191
193
192
194
{ /* mptable to lowmem */
193
195
.baseaddr = 0x100000U ,
194
- .length = 0x7FF00000U ,
196
+ .length = 0x1FF00000U ,
195
197
.type = E820_TYPE_RAM
196
198
},
197
199
198
200
{ /* lowmem to PCI hole */
199
- .baseaddr = 0x80000000U ,
200
- .length = 0x40000000U ,
201
+ .baseaddr = 0x20000000U ,
202
+ .length = 0xa0000000U ,
201
203
.type = E820_TYPE_RESERVED
202
204
},
203
205
0 commit comments