**Boolean** 10/22/2020 Variant: Prototype Page Index Page Index Page Index 01 **COVER PAGE BLE MODULE** 13 **FPGA POWER** 07 **BLOCK DIAGRAM** POWER I 02 08 **HDMI** 14 03 BTNs, SWs 09 USB-JTAG, USB-UART 15 **POWER II** FPGA BANKS 0, XADC POWER SEQUENCING 04LEDs, SSEG 10 16 DOC REVISION HISTORY **PMOD** FPGA BANKS 14, 15 AND 16 05 11 FPGA BANKS 34 AND 35 06 AUDIO, SERVO 18 **DESIGN CONSIDERATIONS** DESIGN NOTE: DESIGN NOTE: Example text for informational Example text for critical desian notes. © 2020 Real Digital CONFIDENTAL. Do not distribute. Variant: Title: Boolean Prototype LAYOUT NOTE: DESIGN NOTE: Page Contents: [01] - COVER PAGE.SchDoc Example text for cautionary **Example text for critical** lavout quidelines. Revison: **DWG NO:** KT-000-001-001-001 Size: V2I1 10/22/2020 Date: Checked by: \* Sheet 1 of 17

4































