Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

make the divider configurable #3

Closed
4 of 6 tasks
jordens opened this issue Aug 14, 2018 · 1 comment
Closed
4 of 6 tasks

make the divider configurable #3

jordens opened this issue Aug 14, 2018 · 1 comment
Assignees

Comments

@jordens
Copy link
Member

jordens commented Aug 14, 2018

  • useful for low frequency (e.g. 10 MHz, 100 MHz) reference with AD9910 where divide-by-four is not needed and detrimental
  • also needed for bypassing the PLL at 1 GHz direct
  • check loop filter/Icp usability at low frequencies

Roadmap

  • add CFG bits for 1/2/4 division
  • document old hardware behavior, new behavior
  • expose in urukul coredevice driver
  • test 1 GHz divide-by-1 PLL bypass

Not in scope:

  • test 10 MHz divide-by-1 100x PLL (assuming loop filter/Icp usability)
  • test 100 MHz divide-by-2 20x PLL (assuming loop filter/Icp usability)
@jordens
Copy link
Member Author

jordens commented Jan 2, 2019

1 GHz use case funded by Hosten/IST

jordens added a commit that referenced this issue Jan 15, 2019
Keeping the two bits at 0 will ensure backwards compatible default operation.
Other settings force the divider to the respective value.

* 0: en_ad9910: divide-by-4, ~en_ad9910: divide-by-1
* 1: divide-by-1
* 2: divide-by-2
* 3: divide-by-4

c.f. #3
@jordens jordens closed this as completed Jan 28, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

1 participant