

# FPGA Design with Python and MyHDL

Guy Eschemann

21.05.2014

1


#### Content

- About us
- A short introduction to Python
- Introduction to MyHDL
- Demo
- Questions


#### **About noasic**

- Quick Facts
  - Founded in 2014
  - 14+ years experience in FPGA design
  - Located in Kehl, Germany
- Areas of expertise
  - FPGA & IP core design and verification
  - VHDL code generators

# VHDL Code Generators (1)



# VHDL Code Generators (2)





#### ÜBER FPGA-NEWS.DE

FPGA-News.de ist eine herstellerunabhängige Informationsseite über Field Programmable Gate Arrays (FPGAs). Hier finden Sie aktuelle Nachrichten und wichtige Termine rund um das Thema FPGA.

#### ANZEIGE

#### Sigasi.

#### The Future of VHDL Design

#### ABONNIEREN

Um automatisch über neue Beiträge informiert zu werden, können Sie FPGA-News.de per E-Mail oder RSS-Feed abonnieren.


#### KONTAKT

noasic e.K. Sundheimer Feld 6 77694 Kehl Deutschland

#### Neues aus der FPGA-Welt

by Guy Eschemann on 3. März 2014

PLDA hat ein neues System-on-Module (SoM) Produkt angekündigt. Das SoMZ-7045 basiert auf einem Xilinx Zynq-7000 XC7Z045 AP Baustein, und verfügt über 512 MB DDR3-RAM für die CPU sowie 256 MB DDR3-RAM für das FPGA. Das Modul hat eine Größe von 76mm x 42mm, und ist ab sofort verfügbar (mehr).



**Sigasi** hat eine seinen VHDL-Editor aktualisiert. Highlights der Version 2.20 sind der neue Sensitivitätslisten-Check, sowie zwei neue Sigasi Premium Features: State-Machine Diagramme und Net Search (mehr).

Xilinx hat seine Artix-7 FPGA-Familie um neue Automotive-Bausteine erweitert. Die XA Artix-7 Familie besteht aus vier Bausteinen – XA7A35T, XA7A50T, XA7A75T und XA7A100T – mit 30k bis 101k Logikzellen. XA7A100T Bausteine sind ab sofort verfügbar. Die anderen Varianten sollen im Q4/2014 erhältlich sein (mehr).

#### Nächste FPGA-Termine:

- 03.03.14 07.03.14
   Expert VHDL, Doulos, München
- 03.03.14 07.03.14
   Comprehensive VHDL Introduction, SynthWorks, Online Class
- 03.03.14 07.03.14
   VHDL Testbenches and Verification, SynthWorks, Online Class

#### FPGA-TERMINE

06.03.14 - 10.03.14 Advanced Features and Techniques of Embedded Systems Software Design -5 Tage, PLC2, Stuttgart

10.03.14 - 14.03.14 Professional VIVADO , PLC2, Freiburg

10.03.14 - 14.03.14 Professional FPGA, PLC2, Freiburg

10.03.14 - 14.03.14 Professional DSP, PLC2, Freiburg

10.03.14 - 12.03.14 Video Signal Processing, PLC2, Stuttgart

11.03.14 - 13.03.14 SystemVerilog - Advanced Verification for FPGA Design, Trias, Stuttgart

11.03.14 - 13.03.14 Signal Integrity for Hardware Designers, Trias, Berlin

11.03.14 - 12.03.14

#### A short introduction to



### **Python**

- Created 1991 by Guido van Rossum at CWI (Netherlands)
- General-purpose, high-level programming language
- Emphasizes code readability
- Write less code
- Strongly, dynamically typed
- Object-oriented
- Open-source
- Runs on many platforms



# Sample Python code

```
def add(a, b):
    """ Returns the sum of 'a' and 'b' """
    c = a + b
    return c

# The main() function
if __name__ == "__main__":
    a = 1
    b = 2
    c = add(a, b)
    print "The sum of %d and %d is %d" % (a, b, c)
```

### Python – Syntax

- Blocks are specified by indentation
- No mandatory statement termination
- Comments start with #
- Assign values using =
- Test equality using ==
- Increment/decrement using += or -=

### Python – Data Structures

- Lists
  - like one-dimensional arrays
- Tuples
  - immutable, one-dimensional arrays
- Dictionaries
  - associative arrays ("hash tables")

### Python – Strings

- Can use either single or double quotation marks
- Multi-line strings enclosed in triple quotes
- Use modulo (%) operator and a tuple to format a string

# **Python – Flow Control**

- Flow control statements:
  - if
  - for
  - while
  - there is no case/switch. Use "if" instead.

### **Python – Functions**

- Declared with the "def" keyword
- Optional parameters supported
- Functions can return multiple values

# Python – Importing

 External libaries (such as MyHDL) must be imported before they can be used:

from myhdl import intbv

OR

from myhdl import \*

### **Python Libraries**

- String handling
- Regular expressions
- Random number generation
- Unit-test framework
- OS interfacing
- GUI development
- Modules for math, database connections, network interfacing etc.
- Hardware design (MyHDL)

#### Introduction to



### **MyHDL**

- Python-based hardware description language
- Created 2003 by Jan Decaluwe
- Open source




# Why MyHDL?

- Write less code
- Avoid common VHDL and Verilog pitfalls
- Apply modern SW development techniques to HW design
- Can generate both VHDL and Verilog
- Simulator included
- Open source
- Runs on many platforms (Windows, OSX, Linux)
- Python ecosystem

### What MyHDL is not

- Not a way to turn arbitrary Python into silicon
- Not a radically new approach
- Not a synthesis tool
- Not an IP block library
- Not only for implementation
- Not well suited for accurate timing simulations

# **MyHDL Design Flow**



### Example – 8 bit counter

```
1 library IEEE;
 1 from myhdl import *
                                                                  2 use IEEE.std logic 1164.all;
 2
                                                                  3 use IEEE.numeric std.all;
 3⊖ def counter(i clk, i reset, o count):
                                                                  4 use std.textio.all;
        """ A free-running 8-bit counter with a synchronous reset 5
 5
                                                                  6 use work.pck myhdl 09.all;
 6
       s count = Signal(intbv(0)[8:])
                                                                  80 entity counter is
 8
                                                                         port(
 9
       @always(i clk.posedge)
                                                                 10
                                                                             i clk : in std logic;
       def count():
10⊝
                                                                             i reset : in std logic;
                                                                 11
11
           if i_reset == 1:
                                                                             o count : out unsigned(7 downto 0)
                                                                 12
12
                s count.next = 0
                                                                 13
                                                                         );
13
           else:
                                                                 14 end entity counter;
14
                s_count.next = s_count + 1
                                                                    -- A free-running 8-bit counter with a synchronous reset
15
                                                                 16
16
       @always comb
                                                                 17⊖ architecture MyHDL of counter is
17⊝
       def outputs():
                                                                         signal s count : unsigned(7 downto 0);
18
            o_count.next = s_count
                                                                 19
19
                                                                 20 begin
20
       return count, outputs
                                                                 21⊖
                                                                         COUNTER COUNT : process(i clk) is
                                                                 22
                                                                             if rising edge(i clk) then
                                                                 23⊜
                                                                 24⊖
                                                                                 if (i reset = '1') then
                                                                 25
                                                                                     s count <= to unsigned(0, 8);</pre>
                                                                 26
                                                                                 else
                                                                 27
                                                                                      s count <= (s count + 1);
                                                                 28
                                                                                 end if;
                                                                 29
                                                                             end if;
                                                                 30
                                                                         end process COUNTER COUNT;
                                                                 31
                                                                 32
                                                                         o count <= s_count;
                                                                 33
                                                                 34 end architecture MyHDL;
```

# **Modeling Components**

- Components are modeled using functions
- Function parameters map to ports

```
1 from myhdl import *
 3⊖ def counter(i clk, i reset, o count):
       """ A free-running 8-bit counter with a synchronous reset """
       s count = Signal(intbv(0)[8:])
      @always(i clk.posedge)
     def count():
11
           if i reset == 1:
               s count.next = 0
           else:
               s_count.next = s_count + 1
15
      @always comb
17⊝
       def outputs():
           o count.next = s_count
18
19
20
      return count, outputs
```

# **Modeling Processes**

 Processes are modeled using special "generator" functions

Decorators are used to create generator


**functions** 

```
1 from myhdl import *
 3⊖ def counter(i_clk, i_reset, o_count):
        """ A free-running 8-bit counter with a synchronous reset """
        s count = Signal(intbv(0)[8:])
       @always(i clk.posedge)
        def count():
           if i reset == 1:
12
                s count.next = 0
13
           else:
14
                s count.next = s count + 1
15
16
        @always comb
17⊝
        def outputs():
18
           o count.next = s count
19
        return count, outputs
```

#### The @instance decorator

Most general, creates generator from a generator function


```
@instance # equivalent to mux = mux()
def mux():
    while True:
        yield a, b, sel
        if sel:
            z.next = a
        else:
            z.next = b
```



# The @always decorator

 Abstracts an outer "while True" loop followed by a "yield" statement


```
@always(a, b, sel)
def mux():
    if sel:
        z.next = a
    else:
        z.next = b
```



#### Combinational logic: @always\_comb

Automatically infers the sensitivity list

```
@always_comb
def mux():
    if sel:
        z.next = a
    else:
        z.next = b
```



# Sequential logic: @always\_seq

Infers the reset functionality

```
reset = ResetSignal(0, active=0, async=True)
@always_seq(clock.posedge, reset=reset)
def dff():
    q.next = d
```

Equivalent code:

```
@always(clock.posedge, reset=reset)
def dff():
    if reset == 0:
        q.next = 0
    else:
        q.next = d
```

#### **Function Decorators**

- @instance: most general, multiple yields
- @always: single yield, abstracts "while True" loop
- @always\_comb: for asynchronous logic, automatically infers sensitivity list
- @always\_seq: for sequential logic, automatically infers the reset functionality

29

### **MyHDL Signals**

- Similar to VHDL signals
- Signal declaration:

```
s_empty = Signal(0)
s_count = Signal(intbv(0)[8:])
s_clk = Signal(bool(0))
```

Signal assignment:

```
s_count.next = 0
```

### MyHDL intbv class

- Similiar to standard Python "int" type with added indexing and slicing capabilities
- intbv = "integer with bit-vector flavor"
- Provides access to underlying two's complement representation
- Range of allowed values can be constrained

# MyHDL intbv creation

#### Create an intby:

```
intbv([val=None] [, min=None] [, max=None])
```

#### Example:

```
>>> a = intbv(24, min=0, max=25)
>>> a.min
0
>>> a.max
25
>>> Ien(a)
5
```

# MyHDL intbv indexing and slicing

#### Indexing:

```
>>> a = intbv(0x12)
>>> bin(a)
'10010'
>>> a[0]
Fal se
>>> a[1]
True
```

#### Slicing:

```
>>> a = intbv(0x12)
>>> a[4:0]
intbv(2L)
```

# **MyHDL** intbv creation

Create an intbv, specifying its width:

```
>>> a = intbv(24)[5:]
>>> a.min
0
>>> a.max
32
>>> len(a)
5
```

### **Modeling hierarchy**

```
1⊖ from myhdl import *
 2 from counter import *
 40 def toplevel(i_clk, i_reset, o_strobe):
        s count = Signal(intbv(0)[8:])
 6
 8
        # instantiate a counter component
        inst counter = counter(i clk, i reset, s count)
 9
10
11
       @always comb
12⊖
       def strobe():
            """ Generate a strobe pulse every time the counter value equals 100 """
13
14
            if s count == 100:
                o strobe.next = 1
15
16
            else:
                o strobe.next = 0
17
18
       return inst counter, strobe
19
```


#### **Generated VHDL code**

```
1 -- File: toplevel.vhd
2 -- Generated by MyHDL 0.9dev
3 -- Date: Fri Apr 18 11:21:37 2014
6 library IEEE;
7 use IEEE.std_logic_1164.all;
8 use IEEE.numeric std.all;
   use std.textio.all;
use work.pck_myhdl_09.all;
13@ entity toplevel is
                                                               26⊖
                                                                       TOPLEVEL_INST_COUNTER_COUNT : process(i_clk) is
       port(
                                                               27
15
            i_clk : in std_logic;
                                                               28⊝
                                                                           if rising edge(i clk) then
16
           i reset : in std logic;
                                                               29⊖
                                                                               if (i reset = '1') then
17
            o_strobe : out std_logic
                                                               30
                                                                                    inst counter s count <= to unsigned(0, 8);</pre>
18
                                                               31
19 end entity toplevel;
                                                               32
                                                                                    inst counter s count <= (inst counter s count + 1);</pre>
                                                               33
                                                                               end if;
21@ architecture MyHDL of toplevel is
                                                               34
                                                                           end if:
       signal s count
                                    : unsigned(7 downto 0);
                                                               35
                                                                       end process TOPLEVEL_INST_COUNTER_COUNT;
23
       signal inst_counter_s_count : unsigned(7 downto 0);
                                                               36
24
                                                               37
                                                                       s_count <= inst_counter_s_count;</pre>
                                                               38
                                                               39
                                                                       -- Generate a strobe pulse every time the counter value equals 100
                                                               40⊝
                                                                       TOPLEVEL_STROBE : process(s_count) is
                                                               41
                                                                       begin
                                                               42⊖
                                                                           if (s_count = 100) then
                                                               43
                                                                               o strobe <= '1';
                                                               44
                                                                           else
                                                               45
                                                                               o strobe <= '0';
                                                               46
                                                                           end if;
                                                               47
                                                                       end process TOPLEVEL_STROBE;
                                                               49 end architecture MyHDL;
```

#### Verification

- Verification is MyHDL's strongest point
- Arguably the hardest part of hardware design
- There are no restrictions for verification: can use the full power of Python
- Can do "agile" hardware design
- The Foundation is an event-driven simulator in the MyHDL library

# **MyHDL Simulator**




### A basic MyHDL simulation

```
from myhdl import Signal, delay, always, now, Simulation
def HelloWorld():
    interval = delay(10)
    @always(interval)
    def sayHello():
        print "%s Hello World!" % now()
    return sayHello
inst = HelloWorld()
sim = Simulation(inst)
sim.run(30)
```

## **Debugging in MyHDL**

- Regular Python debugging
- Waveform viewer output



#### Conversion

- A subset of MyHDL can be automatically converted to VHDL and Verilog
- The converter maintains the abstraction level
- Supports some unique MyHDL features
- Creates readable VHDL/Verilog
- Convertible subset much broader than synthesizable subset

### **Conversion example**

MyHDL Code

```
a = Signal(intbv(0, min=0, max=8))
b = Signal(intbv(0, min=-8, max=8))
c = Signal(intbv(0, min=-8, max=15))
c.next = a + b
```

Conversion to Verilog

```
assign c = ($signed({1'b0, a}) + b);
```

Conversion to VHDL

```
c <= (signed(resize(a, 5)) + b);</pre>
```

The converter does the casts and resizings automatically

#### **User-defined code**

```
from myhdl import *
def ibufds(I, IB, 0):
    """ Xilinx Differential Signaling Input Buffer"""
    @always(I, IB)
    def output():
        0.next = I
    return instances()
ibufds.vhdl code = """
IBUFDS inst : IBUFDS
generic map (
    DIFF TERM => FALSE,
    IBUF LOW PWR => TRUE,
                                                                                    );
    IOSTANDARD => "DEFAULT")
port map (
    0 \Rightarrow 0,
    I \Rightarrow I,
    IB \Rightarrow IB
                                                                                begin
if __name__ == '__main__':
   I = Signal(bool(0))
    IB = Signal(bool(0))
    0 = Signal(bool(0))
    toVHDL.use_clauses = "library unisim;\nuse unisim.vcomponents.all;"
    inst ibufds = toVHDL(ibufds,I, IB, 0)
```

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
use std.textio.all;
library unisim;
use unisim.vcomponents.all;
entity ibufds is
    port(
        I : in std logic;
       IB : in std logic;
        0 : in std_logic
end entity ibufds;
-- Xilinx Differential Signaling Input Buffer
architecture MyHDL of ibufds is
    IBUFDS_inst : IBUFDS
        generic map(
            DIFF_TERM
                         => FALSE,
            IBUF_LOW_PWR => TRUE,
            IOSTANDARD => "DEFAULT")
        port map(
            0 => 0,
           I => I,
            IB => IB
        );
end architecture MyHDL;
```

### **Demo**

#### **Caveats**

- Dynamic nature of Python needs some getting used to
- Error messages can be cryptic
- Cannot import legacy VHDL/Verilog code
  - Write own behaviorals models for simulation
  - Use user-defined code for conversion
- Cannot generate parameterizable HDL code

### **MyHDL** future

- Fixed-point support in the converter
- Interfaces
- Python 3.0 support

#### Resources

- http://python.org
- http://myhdl.org
  - Manual & examples
  - Download & installation instructions
  - Mailing list
  - Tutorials & publications
- @MyHDL on twitter
- Development with mercurial on Bitbucket

#### **Contact**

Guy Eschemann noasic GmbH Sundheimer Feld 6 77694 Kehl



guy@noasic.com
http://noasic.com

Twitter: @geschema