Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Clarify type of timer interrupt #617

Merged
merged 1 commit into from Feb 10, 2021
Merged

Clarify type of timer interrupt #617

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
2 changes: 1 addition & 1 deletion src/machine.tex
View file
Open in desktop
Expand Up @@ -2228,7 +2228,7 @@ \subsection{Machine Timer Registers ({\tt mtime} and {\tt mtimecmp})}
The {\tt mtime} register has a 64-bit precision on all RV32 and RV64
systems. Platforms provide a 64-bit memory-mapped machine-mode
timer compare register ({\tt mtimecmp}).
A timer interrupt becomes pending whenever {\tt mtime} contains
A machine timer interrupt becomes pending whenever {\tt mtime} contains
a value greater than or equal to {\tt mtimecmp}, treating the values
as unsigned integers.
The interrupt remains posted until {\tt mtimecmp} becomes greater than
Expand Down