Skip to content
This repository has been archived by the owner on Mar 20, 2024. It is now read-only.

Clarify Zicsr dependence #909

Merged
merged 1 commit into from
Aug 2, 2023
Merged

Conversation

nick-knight
Copy link
Contributor

Closes #908

Signed-off-by: Nick Knight <nick.knight@sifive.com>
Copy link
Collaborator

@aswaterman aswaterman left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks @nick-knight

@aswaterman aswaterman merged commit d17a586 into riscvarchive:master Aug 2, 2023
a4lg added a commit to a4lg/binutils-gdb that referenced this pull request Aug 3, 2023
Further clarification is made so that 'Zve32x' implies 'Zicsr' (the same
implication is already implemented in LLVM).

See related issue (the author raised) on the vector specification:
<riscvarchive/riscv-v-spec#908>
and its resolution:
<riscvarchive/riscv-v-spec#909>

bfd/ChangeLog:

	* elfxx-riscv.c (riscv_implicit_subsets): Add 'Zve32x' -> 'Zicsr'.
wangliu-iscas pushed a commit to plctlab/patchwork-binutils-gdb that referenced this pull request Aug 3, 2023
Further clarification is made so that 'Zve32x' implies 'Zicsr' (the same
implication is already implemented in LLVM).

See related issue (the author raised) on the vector specification:
<riscvarchive/riscv-v-spec#908>
and its resolution:
<riscvarchive/riscv-v-spec#909>

bfd/ChangeLog:

	* elfxx-riscv.c (riscv_implicit_subsets): Add 'Zve32x' -> 'Zicsr'.
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Post-Ratification Clarification: Dependency from Zve32x to Zicsr
2 participants