----- Forwarded message ------From: pppaaarrriiitttyyy@lycos.com

Date: Aug 26, 2013

Subject: shift register noise sources

To: riphers@gmail.com

Hello!

The computer runs for moments at a time. Makes assembling and posting an email a bit of a race.

I'll be able to look tomorrow, Monday, for the files.

There is a thing called the shift-register noise source.

It is a shift-register with some bits exclusive-or'ed together and fed-back to make the input. A string of ones and zeros lies within a strand of flip-flops. At the clock-edge, they all move to the next step along the strand.

The new bits comming in are made by exclusive-oring some of the other bits already in play.

Everyone is generally concerned with the maximal length sequence: how to get the longest run of "shhhhhhhhh" before it repeats. When it repeates, you can hear it.


The 19-bit generator in the attachment ought to be pretty good. It must be started with something in it, not "0". It will hit every number that can be represented with 19 bits. The repeats won't become obnoxious untill the clock frequency is raised really high.

The white noise can be band-swept by sweeping the clock frequency.

But, if you just make a strand of flip-flops and feed them back willy-nilly, there will be hidden pockets of numbers that circulate among themselves. These shorter and distinct sounding sub-sequences are stable unless they are disturbed out of their turf ((hand me that exclusive-or gate)) in which case the numbers of another sub-sequence will find expression.

A shift register can be made of flip-flops, shift-register chips, or counter chips set to paralell-load on every clock. The counter implementation could be disturbed by switching from "load" to "count".

(Shifting a base-10 number one step to the right divides it by it by 10: "946.0" becomes "94.60".)



DAVID R. BENNION AND HEWITT D. CRANE

turns, in particular a single turn only; no extra clock phases beyo


four discussed here are needed, and there is no dependence on the threshold property.

The flux-doubling scheme could be arrived at by a more radical stru-alteration of the network of Fig. 17(e) than any of the structural var-considered in Section 3.3. However, this particular scheme derival more readily visualized in terms of surgery on the toroid-wire cir-Fig. 18(e).

As mentioned near the end of Section 3.3, equalization of the si-cores B and M in Fig. 18(c) would help minimize the problems

Fig. 18(c).
As mentioned near the end of Section 3.3, equalization of the size cores B and M in Fig. 18(c) would help minimize the problem of by transfer. Assuming that this is done, the circuit is redrawn with the selline coupling loops in Fig. 20(a). The turns N_t and N_t (the Cl M of Cl B windings of Fig. 18(c)) are adjusted so as to equalize as much possible the net mmf's on Cores M₀ and B₀ at Clear O time.
Now note that input conditions for Cores M₂ and B₂ are very size.
M_E being set by a counterclockwise current at O → E drive time at B₂ by a comparable magnitude of clockwise current at Clear O driven. In order to prevent M₂ from being cleared by the latter loop current positive bias winding has been added to the Clear O line on B₂.
Unlike input conditions for cores M₂ and B₂, conditions are still we different as far as output is concerned. For any flux switched in M₂ coupled on ahead, whereas flux switched into B₂ "dead ends" there, be used merely to balance the Δφ in M₂ (when the latter is cleared out) so to prevent back transfer. The question arises as to whether we can an B comparable to M relative to output in addition to input, i.e., make data coupling core also. This can in fact be done. All that is required sthread the transmitting ends of the coupling loops through the B aw as the M cores, as indicated by the dashed lines in Fig. 20(a) and by solid lines in Fig. 20(b), where the circuit is redrawn. Since loop current to Clear the cores.
To verify that flux doubling actually occurs in the circuit of Fig. 20

To verify that flux doubling actually occurs in the circuit of Fig. 20 let us review the sequence of flux transfers during a half eyele of operations of the circuit of a one, assuming single-turn windings in the comploops. Let us suppose that we initially have one unit of set flux stores and of the cores B_0 and M_0 and two units in Core C_0 , and suppose these quantities represent less than half the capacities for each of cores. The $O \to E$ drive causes the two units of flux in C_0 to be transfer to M_E . Then the Clear O drive causes the two units of flux stored in and C_0 together to be transferred to B_E . During both of these two parts of the cores, and C_0 together to be transferred to B_E . During both of these two parts of the cores, and C_0 together to be transferred to B_E is coupled additively into C_E via output-loop current, resulting in four units of flux being set into C_E . No 90



dua-doubling scheme. (a,b) Conversion of the circuit of Fig. 18(c) to a chame. (e) A network form of the circuit. (d) An alternate physical has network of (e). The circuits of parts (b) and (d) are operationally



