This is a CPU based on a simplified version of x86 architecture. It is written in Verilog and designed in Xilinx Vivado 2018.3.1 Only the source verilog, and instantiation files for memory blocks are in this repository. I plan to update the repository with a pipelined version and programs to run on it.
-
Notifications
You must be signed in to change notification settings - Fork 0
rolson24/Y86
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published