Skip to content
View ronak66's full-sized avatar

Highlights

  • Pro

Organizations

@zense @Tradezi

Block or report ronak66

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. GSOC_Data_Extractor GSOC_Data_Extractor Public

    A simple tool created to make life easier for the people applying for GSOC. It extracts previous year's GSOC data and allows you to search organisations that are best suited for you

    HTML 13 4

  2. Data-structures-and-algorithms Data-structures-and-algorithms Public

    Implementation of basic and advance level Data Structures with some important algorithms for Education purposes, using C and C++. Contribute any important Data Structure or Algorithm not mentioned …

    C 10 10

  3. EEG-Workflow-System EEG-Workflow-System Public

    A web-based toolkit to design complicated deep learning workflows for EEG signal processing and classification

    JavaScript 4

  4. Malaria-Parasite-Detection Malaria-Parasite-Detection Public

    Given a image of a segmented cell from the thin blood smear, detects whether it is infected by malaria parasite or not using Machine Learning, CNN and Image Processing

    Jupyter Notebook 6 2

  5. Song-Recommendation-System Song-Recommendation-System Public

    A music recommendation system that recommends songs according your current mood. Given a current song being played, it learns and recommends songs that you would like to listen to next

    Jupyter Notebook 12 3

  6. Direct-Mapped-Cache Direct-Mapped-Cache Public

    Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line

    Verilog 13 5