Skip to content
This repository has been archived by the owner on Nov 29, 2019. It is now read-only.

rootEnginear/CPE223_XO-Game

Repository files navigation

XO Game

This project is a tic tac toe game implemented in Verilog. All the constrains are based on Basys 3 Artix-7 FPGA Board, which you might have to adjust it if you use other FPGA board.

This project is a part of CPE223 Digital Electronics and Logic Design. Department of Computer Engineering, King Mongkut's University of Technology Thonburi.

Releases

No releases published

Packages

No packages published