Skip to content
View rpjayaraman's full-sized avatar
  • Verifworks
  • India

Block or report rpjayaraman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
rpjayaraman/README.md
  • 👋 Hi, I’m @rpjayaraman
  • 👀 I’m interested in Hardware
  • 🌱 I’m working as an ASIC DV Engineer
  • 📫 How to reach me jrp.postbox@gmail.com

Popular repositories Loading

  1. RISCV_CPU_DESIGN-rpjayaraman RISCV_CPU_DESIGN-rpjayaraman Public

    Forked from RISCV-MYTH-WORKSHOP/RISCV_CPU_DESIGN-rpjayaraman

    riscv_myth_workshop_nov22-rpjayaraman created by GitHub Classroom

    1 1

  2. rpjayaraman rpjayaraman Public

    Config files for my GitHub profile.

    1

  3. python python Public

    `

    Python

  4. CTB_2022-Hackathon CTB_2022-Hackathon Public

    Forked from vyomasystems-lab/challenges-rpjayaraman

    challenges-rpjayaraman created by GitHub Classroom

    Verilog

  5. vw_SVunit_verilator vw_SVunit_verilator Public

    Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    C++

  6. svunit_verilator svunit_verilator Public

    Forked from svunit/svunit

    Reference form Srini: https://github.com/svenka3/svunit/tree/srini_verilator

    SystemVerilog