

VAGEN: verilogA generator written in python

Generated by Doxygen 1.9.1

1 VAGEN - VerilogA generator	1
1.1 Description	1
1.2 License	1
2 Namespace Index	3
2.1 Namespace List	3
3 Hierarchical Index	5
3.1 Class Hierarchy	5
4 Class Index	7
4.1 Class List	7
5 File Index	9
5.1 File List	9
6 Namespace Documentation	11
6.1 vagen Namespace Reference	11
6.1.1 Detailed Description	11
7 Class Documentation	13
7.1 vagen.veriloga.Above Class Reference	13
7.1.1 Detailed Description	14
7.1.2 Constructor & Destructor Documentation	14
7.1.2.1 __init__()	14
7.2 vagen.veriloga.Block Class Reference	14
7.2.1 Detailed Description	15
7.2.2 Constructor & Destructor Documentation	15
7.2.2.1 __init__()	15
7.2.3 Member Function Documentation	16
7.2.3.1 getHeader()	16
7.2.3.2 getVA()	16
7.3 vagen.veriloga.Bool Class Reference	16
7.3.1 Detailed Description	17
7.3.2 Constructor & Destructor Documentation	17
7.3.2.1 __init__()	17
7.3.3 Member Function Documentation	18
7.3.3.1 __and__()	18
7.3.3.2 __eq__()	18
7.3.3.3 __invert__()	18
7.3.3.4 __ne__()	18
7.3.3.5 __or__()	20
7.3.3.6 __rand__()	20
7.3.3.7 __ror__()	20

7.3.3.8 __rxor__()	21
7.3.3.9 __str__()	21
7.3.3.10 __xor__()	21
7.3.3.11 getPrecedence()	21
7.3.3.12 getValue()	22
7.4 vagen.veriloga.BoolVar Class Reference	22
7.4.1 Detailed Description	23
7.4.2 Constructor & Destructor Documentation	23
7.4.2.1 __init__()	23
7.4.3 Member Function Documentation	23
7.4.3.1 eq()	23
7.4.3.2 toggle()	25
7.5 vagen.veriloga.Branch Class Reference	25
7.5.1 Detailed Description	26
7.5.2 Constructor & Destructor Documentation	26
7.5.2.1 __init__()	26
7.6 vagen.hilevelmod.Bus Class Reference	26
7.6.1 Detailed Description	27
7.6.2 Constructor & Destructor Documentation	27
7.6.2.1 __init__()	28
7.6.3 Member Function Documentation	28
7.6.3.1 __getitem__()	28
7.6.3.2 append()	28
7.7 vagen.veriloga.CaseClass Class Reference	28
7.7.1 Detailed Description	29
7.7.2 Constructor & Destructor Documentation	29
7.7.2.1 __init__()	30
7.7.3 Member Function Documentation	30
7.7.3.1 append()	30
7.7.3.2 getBlockList()	30
7.7.3.3 getVA()	30
7.8 vagen.hilevelmod.Clock Class Reference	31
7.8.1 Detailed Description	31
7.8.2 Constructor & Destructor Documentation	31
7.8.2.1 __init__()	31
7.8.3 Member Function Documentation	32
7.8.3.1 off()	32
7.8.3.2 on()	32
7.9 vagen.veriloga.Cmd Class Reference	32
7.9.1 Detailed Description	33
7.9.2 Constructor & Destructor Documentation	33
7.9.2.1 __init__()	33

7.9.3 Member Function Documentation	33
7.9.3.1 __str__()	33
7.9.3.2 getVA()	33
7.10 vagen.veriloga.CmdList Class Reference	34
7.10.1 Detailed Description	35
7.10.2 Constructor & Destructor Documentation	35
7.10.2.1 __init__()	35
7.10.3 Member Function Documentation	35
7.10.3.1 __str__()	35
7.10.3.2 append()	35
7.10.3.3 flat()	35
7.10.3.4 getVA()	36
7.11 vagen.veriloga.Cond Class Reference	36
7.11.1 Detailed Description	37
7.11.2 Constructor & Destructor Documentation	37
7.11.2.1 __init__()	37
7.11.3 Member Function Documentation	38
7.11.3.1 append()	38
7.11.3.2 Else()	38
7.11.3.3 getBlock()	38
7.11.3.4 getCond()	39
7.11.3.5 getVA()	39
7.12 vagen.veriloga.Cross Class Reference	39
7.12.1 Detailed Description	40
7.12.2 Constructor & Destructor Documentation	40
7.12.2.1 __init__()	40
7.13 vagen.hilevelmod.DigBusIn Class Reference	40
7.13.1 Detailed Description	42
7.13.2 Constructor & Destructor Documentation	42
7.13.2.1 __init__()	42
7.13.3 Member Function Documentation	42
7.13.3.1 read()	42
7.14 vagen.hilevelmod.DigBusInOut Class Reference	42
7.14.1 Detailed Description	44
7.14.2 Constructor & Destructor Documentation	44
7.14.2.1 __init__()	44
7.14.3 Member Function Documentation	44
7.14.3.1 hiZ()	44
7.14.3.2 lowZ()	44
7.15 vagen.hilevelmod.DigBusOut Class Reference	45
7.15.1 Detailed Description	46
7.15.2 Constructor & Destructor Documentation	46

7.15.2.1 <code>__init__()</code>	46
7.15.3 Member Function Documentation	46
7.15.3.1 <code>setDelay()</code>	46
7.15.3.2 <code>setRiseFall()</code>	46
7.15.3.3 <code>toggle()</code>	47
7.15.3.4 <code>write()</code>	47
7.16 <code>vagen.hilevelmod.DigIn</code> Class Reference	47
7.16.1 Detailed Description	48
7.16.2 Constructor & Destructor Documentation	49
7.16.2.1 <code>__init__()</code>	49
7.16.3 Member Function Documentation	49
7.16.3.1 <code>read()</code>	49
7.17 <code>vagen.hilevelmod.DigInOut</code> Class Reference	50
7.17.1 Detailed Description	51
7.17.2 Constructor & Destructor Documentation	51
7.17.2.1 <code>__init__()</code>	51
7.17.3 Member Function Documentation	52
7.17.3.1 <code>hiZ()</code>	52
7.17.3.2 <code>lowZ()</code>	52
7.18 <code>vagen.hilevelmod.DigOut</code> Class Reference	52
7.18.1 Detailed Description	54
7.18.2 Constructor & Destructor Documentation	54
7.18.2.1 <code>__init__()</code>	54
7.18.3 Member Function Documentation	54
7.18.3.1 <code>getST()</code>	55
7.18.3.2 <code>setDelay()</code>	55
7.18.3.3 <code>setRiseFall()</code>	55
7.18.3.4 <code>toggle()</code>	55
7.18.3.5 <code>write()</code>	56
7.19 <code>vagen.veriloga.Electrical</code> Class Reference	56
7.19.1 Detailed Description	57
7.19.2 Constructor & Destructor Documentation	57
7.19.2.1 <code>__init__()</code>	57
7.19.3 Member Function Documentation	57
7.19.3.1 <code>getName()</code>	57
7.19.3.2 <code>iAttr()</code>	58
7.19.3.3 <code>iCont()</code>	58
7.19.3.4 <code>iInd()</code>	58
7.19.3.5 <code>vAttr()</code>	58
7.19.3.6 <code>vCont()</code>	59
7.19.3.7 <code>vInd()</code>	59
7.20 <code>vagen.veriloga.Event</code> Class Reference	60

7.20.1 Detailed Description	60
7.20.2 Constructor & Destructor Documentation	60
7.20.2.1 <code>__init__()</code>	61
7.20.3 Member Function Documentation	61
7.20.3.1 <code>__or__()</code>	61
7.20.3.2 <code>__str__()</code>	61
7.21 <code>vagen.veriloga.FinalStep</code> Class Reference	61
7.21.1 Detailed Description	62
7.21.2 Constructor & Destructor Documentation	62
7.21.2.1 <code>__init__()</code>	62
7.22 <code>vagen.veriloga.ForLoop</code> Class Reference	63
7.22.1 Detailed Description	64
7.22.2 Constructor & Destructor Documentation	64
7.22.2.1 <code>__init__()</code>	64
7.22.3 Member Function Documentation	65
7.22.3.1 <code>getCond()</code>	65
7.22.3.2 <code>getInc()</code>	65
7.22.3.3 <code>getStart()</code>	65
7.23 <code>vagen.hilevelmod.HiLevelMod</code> Class Reference	66
7.23.1 Detailed Description	67
7.23.2 Constructor & Destructor Documentation	67
7.23.2.1 <code>__init__()</code>	67
7.23.3 Member Function Documentation	68
7.23.3.1 <code>clock()</code>	68
7.23.3.2 <code>dig()</code>	68
7.23.3.3 <code>getEqs()</code>	69
7.23.3.4 <code>getOcn()</code>	69
7.23.3.5 <code>idc()</code>	69
7.23.3.6 <code>marker()</code>	70
7.23.3.7 <code>seq()</code>	70
7.23.3.8 <code>seqNested()</code>	70
7.23.3.9 <code>smu()</code>	71
7.23.3.10 <code>sw()</code>	71
7.23.3.11 <code>var()</code>	72
7.23.3.12 <code>vdc()</code>	72
7.24 <code>vagen.hilevelmod.Idc</code> Class Reference	73
7.24.1 Detailed Description	74
7.24.2 Constructor & Destructor Documentation	74
7.24.2.1 <code>__init__()</code>	74
7.24.3 Member Function Documentation	74
7.24.3.1 <code>applyI()</code>	74
7.24.3.2 <code>setRiseFall()</code>	75

7.25 vagen.hilevelmod.IdcBus Class Reference	75
7.25.1 Detailed Description	76
7.25.2 Constructor & Destructor Documentation	76
7.25.2.1 __init__()	76
7.25.3 Member Function Documentation	76
7.25.3.1 applyI()	77
7.25.3.2 setRiseFall()	77
7.26 vagen.veriloga.InitialStep Class Reference	77
7.26.1 Detailed Description	78
7.26.2 Constructor & Destructor Documentation	78
7.26.2.1 __init__()	78
7.27 vagen.veriloga.Integer Class Reference	78
7.27.1 Detailed Description	80
7.27.2 Constructor & Destructor Documentation	80
7.27.2.1 __init__()	81
7.27.3 Member Function Documentation	81
7.27.3.1 __abs__()	81
7.27.3.2 __add__()	81
7.27.3.3 __and__()	81
7.27.3.4 __eq__()	82
7.27.3.5 __ge__()	82
7.27.3.6 __gt__()	82
7.27.3.7 __invert__()	83
7.27.3.8 __le__()	83
7.27.3.9 __lshift__()	83
7.27.3.10 __lt__()	83
7.27.3.11 __mod__()	85
7.27.3.12 __mul__()	85
7.27.3.13 __ne__()	85
7.27.3.14 __neg__()	86
7.27.3.15 __or__()	86
7.27.3.16 __pos__()	86
7.27.3.17 __pow__()	86
7.27.3.18 __radd__()	87
7.27.3.19 __rand__()	87
7.27.3.20 __rshift__()	87
7.27.3.21 __rmod__()	88
7.27.3.22 __rmul__()	88
7.27.3.23 __ror__()	88
7.27.3.24 __rpow__()	88
7.27.3.25 __rrshift__()	89
7.27.3.26 __rshift__()	89

7.27.3.27 __rsub__()	89
7.27.3.28 __rtruediv__()	90
7.27.3.29 __rxor__()	90
7.27.3.30 __str__()	90
7.27.3.31 __sub__()	90
7.27.3.32 __truediv__()	92
7.27.3.33 __xor__()	92
7.27.3.34 getPrecedence()	92
7.27.3.35 getValue()	93
7.28 vagen.veriloga.IntegerVar Class Reference	93
7.28.1 Detailed Description	94
7.28.2 Constructor & Destructor Documentation	94
7.28.2.1 __init__()	94
7.28.3 Member Function Documentation	94
7.28.3.1 dec()	94
7.28.3.2 eq()	94
7.28.3.3 inc()	95
7.29 vagen.hilevelmod.Mark Class Reference	95
7.29.1 Detailed Description	96
7.29.2 Constructor & Destructor Documentation	96
7.29.2.1 __init__()	96
7.29.3 Member Function Documentation	96
7.29.3.1 __str__()	97
7.29.3.2 getCmd()	97
7.29.3.3 getVA()	97
7.30 vagen.hilevelmod.Marker Class Reference	97
7.30.1 Detailed Description	98
7.30.2 Constructor & Destructor Documentation	98
7.30.2.1 __init__()	98
7.30.3 Member Function Documentation	98
7.30.3.1 getEqs()	98
7.30.3.2 getName()	99
7.30.3.3 high()	99
7.30.3.4 low()	99
7.30.3.5 mark()	99
7.31 vagen.veriloga.Module Class Reference	100
7.31.1 Detailed Description	101
7.31.2 Constructor & Destructor Documentation	101
7.31.2.1 __init__()	101
7.31.3 Member Function Documentation	101
7.31.3.1 addNode()	101
7.31.3.2 analog()	102

7.31.3.3 beginningAnalog()	102
7.31.3.4 electrical()	102
7.31.3.5 endAnalog()	102
7.31.3.6 fixName()	103
7.31.3.7 getModuleName()	103
7.31.3.8 getVA()	103
7.31.3.9 par()	103
7.31.3.10 var()	104
7.32 vagen.veriloga.Real Class Reference	104
7.32.1 Detailed Description	106
7.32.2 Constructor & Destructor Documentation	106
7.32.2.1 __init__()	106
7.32.3 Member Function Documentation	106
7.32.3.1 __abs__()	106
7.32.3.2 __add__()	106
7.32.3.3 __eq__()	107
7.32.3.4 __ge__()	107
7.32.3.5 __gt__()	107
7.32.3.6 __le__()	107
7.32.3.7 __lt__()	108
7.32.3.8 __mul__()	108
7.32.3.9 __ne__()	108
7.32.3.10 __neg__()	109
7.32.3.11 __pos__()	109
7.32.3.12 __pow__()	109
7.32.3.13 __radd__()	109
7.32.3.14 __rmul__()	110
7.32.3.15 __rpow__()	110
7.32.3.16 __rsub__()	110
7.32.3.17 __rtruediv__()	111
7.32.3.18 __str__()	111
7.32.3.19 __sub__()	111
7.32.3.20 __truediv__()	111
7.32.3.21 getPrecedence()	113
7.32.3.22 getValue()	113
7.33 vagen.veriloga.RealVar Class Reference	113
7.33.1 Detailed Description	114
7.33.2 Constructor & Destructor Documentation	114
7.33.2.1 __init__()	114
7.33.3 Member Function Documentation	115
7.33.3.1 eq()	115
7.34 vagen.veriloga.RepeatLoop Class Reference	115

7.34.1 Detailed Description	116
7.34.2 Constructor & Destructor Documentation	116
7.34.2.1 <code>__init__()</code>	116
7.34.3 Member Function Documentation	117
7.34.3.1 <code>getN()</code>	117
7.35 <code>vagen.hilevelmod.Smu</code> Class Reference	117
7.35.1 Detailed Description	118
7.35.2 Constructor & Destructor Documentation	118
7.35.2.1 <code>__init__()</code>	118
7.35.3 Member Function Documentation	119
7.35.3.1 <code>applyI()</code>	119
7.35.3.2 <code>applyR()</code>	119
7.35.3.3 <code>applyV()</code>	120
7.36 <code>vagen.hilevelmod.SmuBus</code> Class Reference	120
7.36.1 Detailed Description	121
7.36.2 Constructor & Destructor Documentation	121
7.36.2.1 <code>__init__()</code>	121
7.36.3 Member Function Documentation	122
7.36.3.1 <code>applyI()</code>	122
7.36.3.2 <code>applyR()</code>	122
7.36.3.3 <code>applyV()</code>	122
7.37 <code>vagen.hilevelmod.Sw</code> Class Reference	123
7.37.1 Detailed Description	123
7.37.2 Constructor & Destructor Documentation	123
7.37.2.1 <code>__init__()</code>	123
7.37.3 Member Function Documentation	124
7.37.3.1 <code>setCond()</code>	124
7.37.3.2 <code>setRiseFall()</code>	124
7.38 <code>vagen.veriloga.Timer</code> Class Reference	124
7.38.1 Detailed Description	125
7.38.2 Constructor & Destructor Documentation	125
7.38.2.1 <code>__init__()</code>	125
7.39 <code>vagen.hilevelmod.Vdc</code> Class Reference	126
7.39.1 Detailed Description	127
7.39.2 Constructor & Destructor Documentation	127
7.39.2.1 <code>__init__()</code>	127
7.39.3 Member Function Documentation	127
7.39.3.1 <code>applyV()</code>	127
7.39.3.2 <code>setRiseFall()</code>	128
7.40 <code>vagen.hilevelmod.VdcBus</code> Class Reference	128
7.40.1 Detailed Description	129
7.40.2 Constructor & Destructor Documentation	129

7.40.2.1 <code>__init__()</code>	129
7.40.3 Member Function Documentation	129
7.40.3.1 <code>applyV()</code>	130
7.40.3.2 <code>setRiseFall()</code>	130
7.41 <code>vagen.veriloga.WaitAnalogEvent</code> Class Reference	130
7.41.1 Detailed Description	132
7.41.2 Constructor & Destructor Documentation	132
7.41.2.1 <code>__init__()</code>	132
7.42 <code>vagen.hilevelmod.WaitSignal</code> Class Reference	132
7.42.1 Detailed Description	133
7.42.2 Constructor & Destructor Documentation	133
7.42.2.1 <code>__init__()</code>	133
7.42.3 Member Function Documentation	133
7.42.3.1 <code>__str__()</code>	134
7.42.3.2 <code>getEvtnt()</code>	134
7.42.3.3 <code>getVA()</code>	134
7.43 <code>vagen.hilevelmod.WaitUs</code> Class Reference	134
7.43.1 Detailed Description	135
7.43.2 Constructor & Destructor Documentation	135
7.43.2.1 <code>__init__()</code>	136
7.43.3 Member Function Documentation	136
7.43.3.1 <code>__str__()</code>	136
7.43.3.2 <code>getDelay()</code>	136
7.43.3.3 <code>getVA()</code>	136
7.44 <code>vagen.veriloga.WhileLoop</code> Class Reference	137
7.44.1 Detailed Description	138
7.44.2 Constructor & Destructor Documentation	138
7.44.2.1 <code>__init__()</code>	138
7.44.3 Member Function Documentation	139
7.44.3.1 <code>getCond()</code>	139
8 File Documentation	141
8.1 <code>hilevelmod.py</code> File Reference	141
8.1.1 Detailed Description	142
8.1.2 License	142
8.2 <code>veriloga.py</code> File Reference	142
8.2.1 Detailed Description	147
8.2.2 License	147
8.2.3 Function Documentation	147
8.2.3.1 <code>absDelay()</code>	147
8.2.3.2 <code>acos()</code>	147
8.2.3.3 <code>acosh()</code>	148

8.2.3.4 acStim()	148
8.2.3.5 analysis()	148
8.2.3.6 asin()	149
8.2.3.7 asinh()	149
8.2.3.8 At()	149
8.2.3.9 atan()	149
8.2.3.10 atan2()	150
8.2.3.11 atanh()	150
8.2.3.12 binary()	150
8.2.3.13 block()	151
8.2.3.14 blockComment()	151
8.2.3.15 BoundStep()	151
8.2.3.16 Case()	151
8.2.3.17 ceil()	152
8.2.3.18 checkBool()	152
8.2.3.19 checkInstance()	152
8.2.3.20 checkInteger()	152
8.2.3.21 checkNotInstance()	153
8.2.3.22 checkNumber()	153
8.2.3.23 checkReal()	153
8.2.3.24 checkType()	154
8.2.3.25 cos()	154
8.2.3.26 cosh()	154
8.2.3.27 ddt()	155
8.2.3.28 Discontinuity()	155
8.2.3.29 Error()	155
8.2.3.30 exp()	155
8.2.3.31 expDistInt()	156
8.2.3.32 expDistReal()	156
8.2.3.33 Fatal()	156
8.2.3.34 Fclose()	157
8.2.3.35 Finish()	157
8.2.3.36 floor()	157
8.2.3.37 Fopen()	157
8.2.3.38 For()	158
8.2.3.39 Fstroke()	158
8.2.3.40 Fwrite()	158
8.2.3.41 gaussDistInt()	159
8.2.3.42 gaussDistReal()	159
8.2.3.43 hypot()	159
8.2.3.44 idt()	160
8.2.3.45 If()	160

8.2.3.46 lastCrossing()	160
8.2.3.47 limexp()	160
8.2.3.48 ln()	161
8.2.3.49 log()	161
8.2.3.50 parseBool()	161
8.2.3.51 parseInteger()	162
8.2.3.52 parseNumber()	162
8.2.3.53 parseReal()	162
8.2.3.54 poissonDistInt()	162
8.2.3.55 poissonDistReal()	163
8.2.3.56 random()	163
8.2.3.57 Repeat()	163
8.2.3.58 sin()	164
8.2.3.59 sinh()	164
8.2.3.60 slew()	164
8.2.3.61 smooth()	164
8.2.3.62 sqrt()	165
8.2.3.63 Strobe()	165
8.2.3.64 tan()	165
8.2.3.65 tanh()	166
8.2.3.66 ternary()	166
8.2.3.67 transition()	166
8.2.3.68 uDistInt()	167
8.2.3.69 uDistReal()	167
8.2.3.70 unary()	167
8.2.3.71 unfoldParams()	168
8.2.3.72 unfoldSimTypes()	168
8.2.3.73 While()	168
8.2.3.74 Write()	168
8.2.4 Variable Documentation	169
8.2.4.1 anaTypes	169
8.2.4.2 opPrecedence	169
8.2.4.3 temp	169

Chapter 1

VAGEN - VerilogA generator

1.1 Description

vagen is a verilogA generator that can be used for transient verification and modeling of complex analog IPs. It provides a wide range of basic models with voltage sources, current sources, digital interfaces, clocks, switches, and source measure units that you can use to build your model upon.

1.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

14/02/23 13:37:31

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

Chapter 2

Namespace Index

2.1 Namespace List

Here is a list of all documented namespaces with brief descriptions:

vagen	VerilogA generator	11
-----------------------	------------------------------	--------------------

Chapter 3

Hierarchical Index

3.1 Class Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

vagen.veriloga.Bool	16
vagen.veriloga.BoolVar	22
vagen.hilevelmod.Clock	31
vagen.veriloga.Cmd	32
vagen.hilevelmod.Mark	95
vagen.hilevelmod.WaitSignal	132
vagen.hilevelmod.WaitUs	134
vagen.veriloga.CaseClass	28
vagen.veriloga.CmdList	34
vagen.veriloga.Block	14
vagen.veriloga.ForLoop	63
vagen.veriloga.RepeatLoop	115
vagen.veriloga.WaitAnalogEvent	130
vagen.veriloga.WhileLoop	137
vagen.veriloga.Cond	36
vagen.veriloga.Electrical	56
vagen.hilevelmod.DigIn	47
vagen.hilevelmod.DigInOut	50
vagen.hilevelmod.DigOut	52
vagen.hilevelmod.DigInOut	50
vagen.hilevelmod.Idc	73
vagen.hilevelmod.Smu	117
vagen.hilevelmod.Vdc	126
vagen.veriloga.Branch	25
vagen.veriloga.Event	60
vagen.veriloga.Above	13
vagen.veriloga.Cross	39
vagen.veriloga.FinalStep	61
vagen.veriloga.InitialStep	77
vagen.veriloga.Timer	124
vagen.veriloga.Integer	78
vagen.veriloga.IntegerVar	93
list	

vagen.hilevelmod.Bus	26
vagen.hilevelmod.DigBusIn	40
vagen.hilevelmod.DigBusInOut	42
vagen.hilevelmod.DigBusOut	45
vagen.hilevelmod.DigBusInOut	42
vagen.hilevelmod.IdcBus	75
vagen.hilevelmod.SmuBus	120
vagen.hilevelmod.VdcBus	128
vagen.veriloga.CmdList	34
vagen.hilevelmod.Marker	97
vagen.veriloga.Module	100
vagen.hilevelmod.HiLevelMod	66
vagen.veriloga.Real	104
vagen.veriloga.RealVar	113
vagen.hilevelmod.Sw	123

Chapter 4

Class Index

4.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

vagen.veriloga.Above	
Above Class	13
vagen.veriloga.Block	
Command Block Class	14
vagen.veriloga.Bool	
Class of Bool operators	16
vagen.veriloga.BoolVar	
Boolean variable class	22
vagen.veriloga.Branch	
Branch class	25
vagen.hilevelmod.Bus	
Bus class	26
vagen.veriloga.CaseClass	
Condition Class	28
vagen.hilevelmod.Clock	
Clock class	31
vagen.veriloga.Cmd	
Command class	32
vagen.veriloga.CmdList	
Command List class	34
vagen.veriloga.Cond	
Condition Class	36
vagen.veriloga.Cross	
Cross Class	39
vagen.hilevelmod.DigBusIn	
DigBusIn class	40
vagen.hilevelmod.DigBusInOut	
DigBusInOut class	42
vagen.hilevelmod.DigBusOut	
DigBusOut class	45
vagen.hilevelmod.DigIn	
DigIn class	47
vagen.hilevelmod.DigInOut	
DigInOut class	50
vagen.hilevelmod.DigOut	
DigOut class	52

vagen.veriloga.Electrical	
Class of Electrical signals	56
vagen.veriloga.Event	
Class of events	60
vagen.veriloga.FinalStep	
FinalStep class	61
vagen.veriloga.ForLoop	
ForLoop class	63
vagen.hilevelmod.HiLevelMod	
HiLevelMod class	66
vagen.hilevelmod.Idc	
Idc class	73
vagen.hilevelmod.IdcBus	
IdcBus class	75
vagen.veriloga.InitialStep	
InitialStep class	77
vagen.veriloga.Integer	
Class of Integer operators	78
vagen.veriloga.IntegerVar	
Integer variable class	93
vagen.hilevelmod.Mark	
Mark command class	95
vagen.hilevelmod.Marker	
Marker class	97
vagen.veriloga.Module	
VerilogA class	100
vagen.veriloga.Real	
Class of Real operators	104
vagen.veriloga.RealVar	
Real variable class	113
vagen.veriloga.RepeatLoop	
RepeatLoop class	115
vagen.hilevelmod.Smu	
Smu class	117
vagen.hilevelmod.SmuBus	
SmuBus class	120
vagen.hilevelmod.Sw	
Sw class	123
vagen.veriloga.Timer	
Timer Class	124
vagen.hilevelmod.Vdc	
Vdc class	126
vagen.hilevelmod.VdcBus	
VdcBus class	128
vagen.veriloga.WaitAnalogEvent	
Wait analog event class	130
vagen.hilevelmod.WaitSignal	
WaitSignal command class	132
vagen.hilevelmod.WaitUs	
WaitUs command class	134
vagen.veriloga.WhileLoop	
WhileLoop class	137

Chapter 5

File Index

5.1 File List

Here is a list of all documented files with brief descriptions:

hilevelmod.py	
Hi level modeling	141
veriloga.py	
VerilogA modeling	142

Chapter 6

Namespace Documentation

6.1 vagen Namespace Reference

VerilogA generator.

6.1.1 Detailed Description

VerilogA generator.


Chapter 7

Class Documentation


7.1 vagen.veriloga.Above Class Reference

[Above](#) Class.

Inheritance diagram for vagen.veriloga.Above:



Collaboration diagram for vagen.veriloga.Above:



Public Member Functions

- `def __init__(self, expr, *pars)`
Constructor.

Additional Inherited Members

7.1.1 Detailed Description

[Above](#) Class.

7.1.2 Constructor & Destructor Documentation

7.1.2.1 __init__()

```
def vagen.veriloga.Above.__init__ (
    self,
    expr,
    * pars )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>expr</i>	Real class or build-in real representing the expression
<i>*pars</i>	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.2 vagen.veriloga.Block Class Reference

Command [Block](#) Class.

Inheritance diagram for vagen.veriloga.Block:



Collaboration diagram for vagen.veriloga.Block:



Public Member Functions

- def [__init__](#) (self, header, *cmds)
Constructor.
- def [getHeader](#) (self)
Return the header of a block command.
- def [getVA](#) (self, padding)
Return the VA verilog command.

Public Attributes

- **header**

7.2.1 Detailed Description

Command [Block](#) Class.

7.2.2 Constructor & Destructor Documentation

7.2.2.1 [__init__](#)()

```
def vagen.veriloga.Block.__init__ (
    self,
    header,
    * cmds )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>header</i>	header of the command block
<i>*cmds</i>	variable number of Cmd or CmdList to be added

Reimplemented in [vagen.veriloga.RepeatLoop](#), [vagen.veriloga.WaitAnalogEvent](#), and [vagen.veriloga.WhileLoop](#).

7.2.3 Member Function Documentation

7.2.3.1 getHeader()

```
def vagen.veriloga.Block.getHeader (
    self )
```

Return the header of a block command.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

header o the block

7.2.3.2 getVA()

```
def vagen.veriloga.Block.getVA (
    self,
    padding )
```

Return the VA verilog command.

Parameters

<i>self</i>	object pointer
<i>padding</i>	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from [vagen.veriloga.CmdList](#).


The documentation for this class was generated from the following file:

- [veriloga.py](#)

7.3 vagen.veriloga.Bool Class Reference

Class of [Bool](#) operators.

Inheritance diagram for vagen.veriloga.Bool:



Public Member Functions

- def `__init__` (self, value, precedence=0)
Constructor.
- def `getPrecedence` (self)
Return the last operator precedence.
- def `getValue` (self)
Return the operator value.
- def `__and__` (self, other)
And logic override.
- def `__rand__` (self, other)
Reverse and logic override.
- def `__or__` (self, other)
Or logic override.
- def `__ror__` (self, other)
Reverse or logic override.
- def `__xor__` (self, other)
Xor logic override.
- def `__rxor__` (self, other)
Reverse xor logic override.
- def `__invert__` (self)
Inversion override.
- def `__str__` (self)
str override
- def `__eq__` (self, other)
Equal override.
- def `__ne__` (self, other)
Not equal override.

Public Attributes

- `precedence`
- `value`

7.3.1 Detailed Description

Class of [Bool](#) operators.

7.3.2 Constructor & Destructor Documentation

7.3.2.1 `__init__()`

```
def vagen.veriloga.Bool.__init__ (
    self,
    value,
    precedence = 0 )
```

Constructor.

Parameters

<i>Self</i>	The object pointer.
<i>Value</i>	String representing a Real expression, an Integer , a Bool , or a value that can be converted to Bool .

7.3.3 Member Function Documentation

7.3.3.1 `__and__()`

```
def vagen.veriloga.Bool.__and__ (
    self,
    other )
```

And logic override.

Parameters

<i>Self</i>	First operand object pointer.
<i>Other</i>	Second operand.

Returns

Result of the and operation.

7.3.3.2 `__eq__()`

```
def vagen.veriloga.Bool.__eq__ (
    self,
    other )
```

Equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.3.3.3 `__invert__()`

```
def vagen.veriloga.Bool.__invert__ (
    self )
```

Inversion override.

Parameters

<i>Self</i>	Object pointer.
-------------	-----------------

Returns

Expression representing inversion.

7.3.3.4 `__ne__()`

```
def vagen.veriloga.Bool.__ne__ (
    self,
    other )
```


Not equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.3.3.5 __or__()

```
def vagen.veriloga.Bool.__or__ (
    self,
    other )
```

Or logic override.

Parameters

<i>Self</i>	First operand object pointer.
<i>Other</i>	Second operand.

Returns

Result of the or operation.

7.3.3.6 __rand__()

```
def vagen.veriloga.Bool.__rand__ (
    self,
    other )
```

Reverse and logic override.

Parameters

<i>Self</i>	First operand object pointer.
<i>Other</i>	Second operand.

Returns

Result of the and operation.

7.3.3.7 __ror__()

```
def vagen.veriloga.Bool.__ror__ (
    self,
    other )
```

Reverse or logic override.

Parameters

<i>Self</i>	First operand object pointer.
<i>Other</i>	Second operand.

Returns

Result of the or operation.

7.3.3.8 __rxor__()

```
def vagen.veriloga.Bool.__rxor__ (
    self,
    other )
```

Reverse xor logic override.

Parameters

<i>Self</i>	First operand object pointer.
<i>Other</i>	Second operand.

Returns

Result of the exclusive or operation.

7.3.3.9 __str__()

```
def vagen.veriloga.Bool.__str__ (
    self )
```

str override

Parameters

<i>Self</i>	Object pointer.
-------------	-----------------

Returns

String representing the expression

7.3.3.10 __xor__()

```
def vagen.veriloga.Bool.__xor__ (
    self,
    other )
```

Xor logic override.

Parameters

<i>Self</i>	First operand object pointer.
<i>Other</i>	Second operand.

Returns

Result of the exclusive or operation.

7.3.3.11 getPrecedence()

```
def vagen.veriloga.Bool.getPrecedence (
    self )
```

Return the last operator precedence.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

int representing the precedence

7.3.3.12 getValue()

```
def vagen.veriloga.Bool.getValue (
    self )
```

Return the operator value.

Parameters

<i>Self</i>	The object pointer.
-------------	---------------------

Returns

String representing the [Bool](#) expression.


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.4 vagen.veriloga.BoolVar Class Reference

Boolean variable class.

Inheritance diagram for vagen.veriloga.BoolVar:



Collaboration diagram for vagen.veriloga.BoolVar:



Public Member Functions

- def `__init__` (self, value)
Constructor.
- def `toggle` (self)
Toogle.
- def `eq` (self, value)
Atribution.

Additional Inherited Members

7.4.1 Detailed Description

Boolean variable class.

7.4.2 Constructor & Destructor Documentation

7.4.2.1 `__init__()`

```
def vagen.veriloga.BoolVar.__init__ (
    self,
    value )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>value</i>	string representing the value

7.4.3 Member Function Documentation

7.4.3.1 `eq()`

```
def vagen.veriloga.BoolVar.eq (
    self,
    value )
```

Atribution.

Parameters

<i>self</i>	object pointer
<i>value</i>	A number representing the value

Returns

Return a command representing the attribution to a variable

7.4.3.2 toggle()

```
def vagen.veriloga.BoolVar.toggle (
    self )
```

Toggle.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

Return a command representing the state toggle


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.5 vagen.veriloga.Branch Class Reference

[Branch](#) class.

Inheritance diagram for vagen.veriloga.Branch:



Collaboration diagram for vagen.veriloga.Branch:



Public Member Functions

- `def __init__ (self, node1, node2)`
constructor

Additional Inherited Members

7.5.1 Detailed Description

[Branch](#) class.

7.5.2 Constructor & Destructor Documentation

7.5.2.1 __init__()

```
def vagen.veriloga.Branch.__init__ (
    self,
    node1,
    node2 )
```

constructor

Parameters

<i>self</i>	The object pointer.
<i>node1</i>	Electrical signal representing the first node
<i>node2</i>	Electrical signal representing the second node


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.6 vagen.hilevelmod.Bus Class Reference

[Bus](#) class.

Inheritance diagram for vagen.hilevelmod.Bus:



Collaboration diagram for vagen.hilevelmod.Bus:



Public Member Functions

- `def __init__ (self, Type, busType)`
Constructor.
- `def __getitem__ (self, key)`
Slice override.
- `def append (self, item)`
Append override.

Public Attributes

- `Type`
- `busType`

7.6.1 Detailed Description

`Bus` class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.6.2 Constructor & Destructor Documentation

7.6.2.1 `__init__()`

```
def vagen.hilevelmod.Bus.__init__ (
    self,
    Type,
    busType )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>Type</i>	Type of the bus elements
<i>busType</i>	Type of the bus

7.6.3 Member Function Documentation

7.6.3.1 `__getitem__()`

```
def vagen.hilevelmod.Bus.__getitem__ (
    self,
    key )
```

Slice override.

Override the slice operator, so it will be in the format [msb:lsb:step]

Parameters

<i>self</i>	The object pointer.
<i>key</i>	Key can be an slice or index

Returns

Another bus or an element.

7.6.3.2 `append()`

```
def vagen.hilevelmod.Bus.append (
    self,
    item )
```

Append override.

Parameters

<i>self</i>	The object pointer.
<i>item</i>	Item to be appended to the bus


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.7 `vagen.veriloga.CaseClass` Class Reference

Condition Class.

Inheritance diagram for vagen.veriloga.CaseClass:



Collaboration diagram for vagen.veriloga.CaseClass:



Public Member Functions

- def `__init__` (self, test, *cmds)
Constructor.
- def `getBlockList` (self)
Return the list of block of commands.
- def `append` (self, *cmds)
Add command.
- def `getVA` (self, padding)
Return the VA verilog command.

Public Attributes

- `test`
- `cmds`

7.7.1 Detailed Description

Condition Class.

It is used by the function Case in order to provide the case structure

7.7.2 Constructor & Destructor Documentation

7.7.2.1 `__init__()`

```
def vagen.veriloga.CaseClass.__init__ (
    self,
    test,
    * cmds )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>test</i>	Must be Integer , Bool , or Real
<i>*cmds</i>	variable number of tuples containing a condition and a command

7.7.3 Member Function Documentation

7.7.3.1 `append()`

```
def vagen.veriloga.CaseClass.append (
    self,
    * cmds )
```

Add command.

Parameters

<i>self</i>	object pointer
<i>*cmds</i>	variable number of tuples containing a condition and a command

7.7.3.2 `getBlockList()`

```
def vagen.veriloga.CaseClass.getBlockList (
    self )
```

Return the list of block of commands.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

a list of block of commands

7.7.3.3 `getVA()`

```
def vagen.veriloga.CaseClass.getVA (
    self,
    padding )
```

Return the VA verilog command.

Parameters

<i>self</i>	object pointer
<i>padding</i>	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from [vagen.veriloga.Cmd](#).

The documentation for this class was generated from the following file:

- [veriloga.py](#)

7.8 vagen.hilevelmod.Clock Class Reference

[Clock](#) class.

Public Member Functions

- `def __init__(self, hiLevelMod, pin)`
Constructor.
- `def on(self, frequency)`
Turn the clock generator on.
- `def off(self)`
Turn the clock generator off.

Public Attributes

- `clockCount`
- `isOn`
- `halfPeriod`
- `time`
- `at`

Static Public Attributes

- `int clockCount = 1`

7.8.1 Detailed Description

[Clock](#) class.

7.8.2 Constructor & Destructor Documentation

7.8.2.1 __init__()

```
def vagen.hilevelmod.Clock.__init__(
    self,
    hiLevelMod,
    pin )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>hiLevelMod</i>	Hi level model in which the analog command will be added.
<i>pin</i>	DigIn or DigInOut

7.8.3 Member Function Documentation

7.8.3.1 off()

```
def vagen.hilevelmod.Clock.off (
    self )
```

Turn the clock generator off.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

7.8.3.2 on()

```
def vagen.hilevelmod.Clock.on (
    self,
    frequency )
```

Turn the clock generator on.

Parameters

<i>self</i>	The object pointer.
<i>frequency</i>	frequency of the clock generator.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)

7.9 vagen.veriloga.Cmd Class Reference

Command class.

Inheritance diagram for vagen.veriloga.Cmd:



Public Member Functions

- `def __init__ (self, cmd)`
Constructor.
- `def __str__ (self)`
Return string representation.
- `def getVA (self, padding)`

Return the VA verilog command.

Public Attributes

- `cmd`

7.9.1 Detailed Description

Command class.

7.9.2 Constructor & Destructor Documentation

7.9.2.1 `__init__()`

```
def vagen.veriloga.Cmd.__init__ (
    self,
    cmd )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>cmd</i>	command to be added to the va

Reimplemented in [vagen.hilevelmod.WaitSignal](#), [vagen.hilevelmod.WaitUs](#), and [vagen.hilevelmod.Mark](#).

7.9.3 Member Function Documentation

7.9.3.1 `__str__()`

```
def vagen.veriloga.Cmd.__str__ (
    self )
```

Return string representation.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

string representation

Reimplemented in [vagen.veriloga.CmdList](#), [vagen.hilevelmod.WaitUs](#), [vagen.hilevelmod.WaitSignal](#), and [vagen.hilevelmod.Mark](#).

7.9.3.2 `getVA()`

```
def vagen.veriloga.Cmd.getVA (
    self,
    padding )
```

Return the VA verilog command.

Parameters

<i>self</i>	object pointer
<i>padding</i>	padding number of tabs by which the text will be right shifted

Generated by Doxygen

Returns

verilog command

Reimplemented in [vagen.veriloga.CaseClass](#), [vagen.veriloga.Cond](#), [vagen.veriloga.Block](#), [vagen.veriloga.CmdList](#), [vagen.hilevelmod.WaitUs](#), [vagen.hilevelmod.WaitSignal](#), and [vagen.hilevelmod.Mark](#).


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.10 vagen.veriloga.CmdList Class Reference

Command List class.

Inheritance diagram for vagen.veriloga.CmdList:



Collaboration diagram for vagen.veriloga.CmdList:



Public Member Functions

- `def __init__ (self, *cmds)`
Constructor.
- `def __str__ (self)`
Return string representation.
- `def flat (self)`
Return a flat command list Fatten.
- `def append (self, *cmds)`
append override
- `def getVA (self, padding)`
Return the VA verilog command.

Additional Inherited Members

7.10.1 Detailed Description

Command List class.

7.10.2 Constructor & Destructor Documentation

7.10.2.1 __init__()

```
def vagen.veriloga.CmdList.__init__ (
    self,
    * cmds )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>cmds</i>	commands to be added to the va

7.10.3 Member Function Documentation

7.10.3.1 __str__()

```
def vagen.veriloga.CmdList.__str__ (
    self )
```

Return string representation.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

string representation

Reimplemented from [vagen.veriloga.Cmd](#).

7.10.3.2 append()

```
def vagen.veriloga.CmdList.append (
    self,
    * cmds )
```

append override

Parameters

<i>self</i>	object pointer
-------------	----------------

7.10.3.3 flat()

```
def vagen.veriloga.CmdList.flat (
    self )
```

Return a flat command list Fatten.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

flat command list. Only imediate CmdLists will be open.

7.10.3.4 getVA()

```
def vagen.veriloga.CmdList.getVA (
    self,
    padding )
```

Return the VA verilog command.

Parameters

<i>self</i>	object pointer
<i>padding</i>	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from [vagen.veriloga.Cmd](#).

Reimplemented in [vagen.veriloga.Block](#).


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.11 vagen.veriloga.Cond Class Reference

Condition Class.

Inheritance diagram for vagen.veriloga.Cond:



Collaboration diagram for vagen.veriloga.Cond:



Public Member Functions

- def `__init__` (self, cond, *cmds)
Constructor.
- def `getCond` (self)
Return the `Cond` condition.
- def `getBlock` (self, state=True)
Return the block of commands for a given state.
- def `append` (self, state, *cmds)
Add command.
- def `Else` (self, *cmds)
List of commands to be run when condition is false.
- def `getVA` (self, padding)
Return the VA verilog command.

Public Attributes

- `cond`
- `cmdDict`

7.11.1 Detailed Description

Condition Class.

It is used inside the function `If` in order to provide an `If` and `else` structure

7.11.2 Constructor & Destructor Documentation

7.11.2.1 `__init__()`

```
def vagen.veriloga.Cond.__init__ (
    self,
    cond,
    * cmds )
```

Constructor.

Parameters

<code>self</code>	object pointer
-------------------	----------------

Parameters

<i>cond</i>	condition that must be satisfied in order to run the sequence of commands in the block
<i>*cmds</i>	variable number of Cmd or CmdList to be added

7.11.3 Member Function Documentation

7.11.3.1 `append()`

```
def vagen.veriloga.Cond.append (
    self,
    state,
    * cmds )
```

Add command.

Parameters

<i>self</i>	object pointer
<i>state</i>	true or false
<i>*cmds</i>	variable number of Cmd or CmdList to be added

7.11.3.2 `Else()`

```
def vagen.veriloga.Cond.Else (
    self,
    * cmds )
```

List of commands to be run when condition is false.

Parameters

<i>self</i>	object pointer
<i>*cmds</i>	variable number of Cmd or CmdList to be added

Returns

pointer to self

7.11.3.3 `getBlock()`

```
def vagen.veriloga.Cond.getBlock (
    self,
    state = True )
```

Return the block of commands for a given state.

Parameters

<i>self</i>	object pointer
<i>state</i>	true or false

Returns

block of commands for True and False conditions

7.11.3.4 getCond()

```
def vagen.veriloga.Cond.getCond (
    self )
```

Return the [Cond](#) condition.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

[Bool](#) class representing the condition that must be satisfied in order run the sequence of commands in the block

7.11.3.5 getVA()

```
def vagen.veriloga.Cond.getVA (
    self,
    padding )
```

Return the VA verilog command.

Parameters

<i>self</i>	object pointer
<i>padding</i>	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from [vagen.veriloga.Cmd](#).


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.12 vagen.veriloga.Cross Class Reference

[Cross](#) Class.

Inheritance diagram for vagen.veriloga.Cross:



Collaboration diagram for vagen.veriloga.Cross:



Public Member Functions

- `def __init__ (self, expr, edge, *pars)`
Constructor.

Additional Inherited Members

7.12.1 Detailed Description

[Cross](#) Class.

7.12.2 Constructor & Destructor Documentation

7.12.2.1 __init__()

```
def vagen.veriloga.Cross.__init__ (
    self,
    expr,
    edge,
    * pars )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>exp</i>	Real class or build-in real representing the expression
<i>edge</i>	It can be rising, falling or both
<i>*pars</i>	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.13 vagen.hilevelmod.DigBusIn Class Reference

[DigBusIn](#) class.

Inheritance diagram for vagen.hilevelmod.DigBusIn:



Collaboration diagram for vagen.hilevelmod.DigBusIn:



Public Member Functions

- def `__init__` (self)
Constructor.
- def `read` (self, signed=False)
Read a binary from the digital input bus.

Additional Inherited Members

7.13.1 Detailed Description

[DigBusIn](#) class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.13.2 Constructor & Destructor Documentation

7.13.2.1 `__init__()`

```
def vagen.hilevelmod.DigBusIn.__init__ (
    self )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented in [vagen.hilevelmod.DigBusInOut](#).

7.13.3 Member Function Documentation

7.13.3.1 `read()`

```
def vagen.hilevelmod.DigBusIn.read (
    self,
    signed = False )
```

Read a binary from the digital input bus.

Parameters

<i>self</i>	The object pointer.
<i>signed</i>	Read as signed if True and unsigned otherwise.

Returns

The commands to read a digital bus as binary.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.14 `vagen.hilevelmod.DigBusInOut` Class Reference

[DigBusInOut](#) class.

Inheritance diagram for vagen.hilevelmod.DigBusInOut:



Collaboration diagram for vagen.hilevelmod.DigBusInOut:



Public Member Functions

- `def __init__ (self)`
Constructor.
- `def hiZ (self)`
Set the pins at hiz in order to use the read function.
- `def lowZ (self)`
Set the pins to low impedance in order to use the write function.

Additional Inherited Members

7.14.1 Detailed Description

[DigBusInOut](#) class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.14.2 Constructor & Destructor Documentation

7.14.2.1 `__init__()`

```
def vagen.hilevelmod.DigBusInOut.__init__ (
    self )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.hilevelmod.DigBusOut](#).

7.14.3 Member Function Documentation

7.14.3.1 `hiZ()`

```
def vagen.hilevelmod.DigBusInOut.hiZ (
    self )
```

Set the pins at hiZ in order to use the read function.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the inOut pin to hiZ (input).

7.14.3.2 `lowZ()`

```
def vagen.hilevelmod.DigBusInOut.lowZ (
    self )
```

Set the pins to low impedance in order to use the write function.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the inOut pin to lowZ (output).


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.15 vagen.hilevelmod.DigBusOut Class Reference

[DigBusOut](#) class.

Inheritance diagram for vagen.hilevelmod.DigBusOut:



Collaboration diagram for vagen.hilevelmod.DigBusOut:



Public Member Functions

- def [__init__](#) (self)
Constructor.
- def [setDelay](#) (self, delay)
Set the delay times for all digital output pin.
- def [setRiseFall](#) (self, rise, fall)

Set the rise and the fall times of all digital output pin.

- def [write](#) (self, value)

Write a binary to the digital output bus.

- def [toggle](#) (self)

Toogle all the states of a digital bus.

Additional Inherited Members

7.15.1 Detailed Description

[DigBusOut](#) class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.15.2 Constructor & Destructor Documentation

7.15.2.1 `__init__()`

```
def vagen.hilevelmod.DigBusOut.__init__ (
    self )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented in [vagen.hilevelmod.DigBusInOut](#).

7.15.3 Member Function Documentation

7.15.3.1 `setDelay()`

```
def vagen.hilevelmod.DigBusOut.setDelay (
    self,
    delay )
```

Set the delay times for all digital output pin.

Parameters

<i>self</i>	The object pointer.
<i>delay</i>	Real expression holding the delay time.

Returns

The commands to change the delay times.

7.15.3.2 `setRiseFall()`

```
def vagen.hilevelmod.DigBusOut.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times of all digital output pin.

Parameters

<i>self</i>	The object pointer.
<i>Rise</i>	Real expression holding the rise time.
<i>Fall</i>	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.

7.15.3.3 toggle()

```
def vagen.hilevelmod.DigBusOut.toggle (
    self )
```

Toogle all the states of a digital bus.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the stare of a digital pin.

7.15.3.4 write()

```
def vagen.hilevelmod.DigBusOut.write (
    self,
    value )
```

Write a binary to the digital output bus.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Integer expression representing the value to be written.

Returns

The commands to write to a digital bus.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.16 vagen.hilevelmod.DigIn Class Reference

[DigIn](#) class.

Inheritance diagram for vagen.hilevelmod.DigIn:



Collaboration diagram for vagen.hilevelmod.DigIn:



Public Member Functions

- def `__init__` (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
Constructor.
- def `read` (self)
Read a state from the digital input.

Public Attributes

- `domain`
- `gnd`
- `inCap`
- `dv`
- `di`
- `diffHalfDomain`

7.16.1 Detailed Description

`DigIn` class.

Child of `Electrical` implementing additional features in order to work as a digital input pin

7.16.2 Constructor & Destructor Documentation

7.16.2.1 `__init__()`

```
def vagen.hilevelmod.DigIn.__init__ (
    self,
    hiLevelMod,
    name,
    state,
    domain,
    inCap,
    serRes,
    gnd,
    delay,
    rise,
    fall )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>hiLevelMod</i>	Hi level model in which the analog command will be added.
<i>name</i>	Name of the electrical pin.
<i>state</i>	Dummy parameter for consistency.
<i>domain</i>	Electrical pin. The voltage across the domain will be equal the voltage in the digital pins when the logical state is 1.
<i>inCap</i>	Real expression holding the value of the input capacitance. This value will be set at the beginning of the simulation and can't be changed afterwards.
<i>serRes</i>	Dummy parameter for consistency.
<i>gnd</i>	Electrical representing the ground reference.
<i>delay</i>	Dummy parameter for consistency.
<i>rise</i>	Dummy parameter for consistency.
<i>fall</i>	Dummy parameter for consistency.

Reimplemented in [vagen.hilevelmod.DigInOut](#).

7.16.3 Member Function Documentation

7.16.3.1 `read()`

```
def vagen.hilevelmod.DigIn.read (
    self )
```

Read a state from the digital input.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to read the state of a digital pin.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.17 vagen.hilevelmod.DigInOut Class Reference

[DigInOut](#) class.

Inheritance diagram for vagen.hilevelmod.DigInOut:



Collaboration diagram for vagen.hilevelmod.DigInOut:



Public Member Functions

- `def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)`
Construtor.
- `def hiZ (self)`
Set the pin at hiz in order to use the read function.
- `def lowZ (self)`
Set the pin to low impedance in order to use the write function.

Public Attributes

- `st`
- `serRes`

- **inCap**
- **res**
- **delay**
- **rise**
- **fall**
- **domain**
- **dv**
- **di**
- **diffHalfDomain**

7.17.1 Detailed Description

[DigInOut](#) class.

Child of Electrical implementing additional features in order to work as a digital input/output pin

7.17.2 Constructor & Destructor Documentation

7.17.2.1 `__init__()`

```
def vagen.hilevelmod.DigInOut.__init__ (
    self,
    hiLevelMod,
    name,
    state,
    domain,
    inCap,
    serRes,
    gnd,
    delay,
    rise,
    fall )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>hiLeveMod</i>	Hi level model in which the analog command will be added.
<i>name</i>	Name of the electrical pin.
<i>state</i>	Boolean expression holding the intial state of the digital pin.
<i>domain</i>	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.
<i>inCap</i>	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
<i>serRes</i>	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
<i>gnd</i>	Electrical representing the ground reference.
<i>delay</i>	Real expression holding the initial delay time.
<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

Reimplemented from [vagen.hilevelmod.DigOut](#).

7.17.3 Member Function Documentation

7.17.3.1 hiZ()

```
def vagen.hilevelmod.DigInOut.hiZ (
    self )
```

Set the pin at hiz in order to use the read function.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the inOut pin to hiZ (input).

7.17.3.2 lowZ()

```
def vagen.hilevelmod.DigInOut.lowZ (
    self )
```

Set the pin to low impedance in order to use the write function.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the inOut pin to lowZ (output).


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.18 vagen.hilevelmod.DigOut Class Reference

[DigOut](#) class.

Inheritance diagram for vagen.hilevelmod.DigOut:



Collaboration diagram for vagen.hilevelmod.DigOut:



Public Member Functions

- def `__init__` (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
Construtor.
- def `setDelay` (self, delay)
Set the delay times of the digital output pin.
- def `setRiseFall` (self, rise, fall)
Set the rise and the fall times of the digital output pin.
- def `write` (self, value)
Write a state to the digital output.
- def `getST` (self)
Return the state of the digital output.
- def `toggle` (self)
Toogle the state to the digital output.

Public Attributes

- `st`

- **serRes**
- **delay**
- **rise**
- **fall**
- **dv**
- **di**
- **diffHalfDomain**

7.18.1 Detailed Description

[DigOut](#) class.

Child of Electrical implementing additional features in order to work as a digital output pin.

7.18.2 Constructor & Destructor Documentation

7.18.2.1 `__init__()`

```
def vagen.hilevelmod.DigOut.__init__ (
    self,
    hiLevelMod,
    name,
    state,
    domain,
    inCap,
    serRes,
    gnd,
    delay,
    rise,
    fall )
```

Construtor.

Parameters

<i>self</i>	The object pointer
<i>hiLeveMod</i>	Hi level model in which the analog command will be added.
<i>name</i>	Name of the electrical pin.
<i>state</i>	Boolean expression holding the intial state of the digital pin.
<i>domain</i>	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.
<i>inCap</i>	Dummy parameter for consistency.
<i>serRes</i>	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
<i>gnd</i>	Electrical representing the ground reference.
<i>delay</i>	Real expression holding the initial delay time.
<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

Reimplemented in [vagen.hilevelmod.DigInOut](#).

7.18.3 Member Function Documentation

7.18.3.1 getST()

```
def vagen.hilevelmod.DigOut.getST (
    self )
```

Return the state of the digital output.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the stare of a digital pin.

7.18.3.2 setDelay()

```
def vagen.hilevelmod.DigOut.setDelay (
    self,
    delay )
```

Set the delay times of the digital output pin.

Parameters

<i>self</i>	The object pointer.
<i>delay</i>	Real expression holding the delay time.

Returns

The commands to change the delay.

7.18.3.3 setRiseFall()

```
def vagen.hilevelmod.DigOut.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times of the digital output pin.

Parameters

<i>self</i>	The object pointer.
<i>Rise</i>	Real expression holding the rise time.
<i>Fall</i>	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.

7.18.3.4 toggle()

```
def vagen.hilevelmod.DigOut.toggle (
    self )
```

Toogle the state to the digital output.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The commands to change the stare of a digital pin.

7.18.3.5 write()

```
def vagen.hilevelmod.DigOut.write (
    self,
    value )
```

Write a state to the digital output.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Boolean expression representing the state to be written.

Returns

The commands to change the stare of a digital pin.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)

7.19 vagen.veriloga.Electrical Class Reference

Class of [Electrical](#) signals.

Inheritance diagram for vagen.veriloga.Electrical:

**Public Member Functions**

- def [__init__](#) (self, name)
constructor
- def [getName](#) (self)
Return [Electrical](#) name.
- def [vCont](#) (self, value)

- Return a command representing voltage contribution.*
- def [iCont](#) (self, value)
- Return a command representing current contribution.*
- def [vAttr](#) (self, value)
- Return a command representing voltage attribution.*
- def [iAttr](#) (self, value)
- Return a command representing current attribution.*
- def [vInd](#) (self, value)
- Return a command representing voltage indirect assignment (Voltage that makes value true)*
- def [iInd](#) (self, value)
- Return a command representing current indirect assignment (Current that makes value true)*

Public Attributes

- **name**
- **v**
- **i**

7.19.1 Detailed Description

Class of [Electrical](#) signals.

7.19.2 Constructor & Destructor Documentation

7.19.2.1 `__init__()`

```
def vagen.veriloga.Electrical.__init__ (
    self,
    name )
```

constructor

Parameters

<i>self</i>	The object pointer.
<i>name</i>	string representing the name of the Electrical signal

7.19.3 Member Function Documentation

7.19.3.1 `getName()`

```
def vagen.veriloga.Electrical.getName (
    self )
```

Return [Electrical](#) name.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

string representing the name of the signal

7.19.3.2 iAttr()

```
def vagen.veriloga.Electrical.iAttr (
    self,
    value )
```

Return a command representing current attribution.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real , float or int representig the value of the attribution

Returns

a [Cmd](#) representing the current attribution

7.19.3.3 iCont()

```
def vagen.veriloga.Electrical.iCont (
    self,
    value )
```

Return a command representing current contribution.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real , float or int representig the value of the contribution

Returns

a [Cmd](#) representing the current contribution

7.19.3.4 iInd()

```
def vagen.veriloga.Electrical.iInd (
    self,
    value )
```

Return a command representing current indirect assigment (Current that makes value true)

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Bool or bool condition

Returns

a [Cmd](#) representing the current indirect assigment

7.19.3.5 vAttr()

```
def vagen.veriloga.Electrical.vAttr (
    self,
    value )
```

Return a command representing voltage attribution.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real , float or int representig the value of the attribution

Returns

a [Cmd](#) representing the voltage attribution

7.19.3.6 vCont()

```
def vagen.veriloga.Electrical.vCont (
    self,
    value )
```

Return a command representing voltage contribution.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real , float or int representig the value of the contribution

Returns

a [Cmd](#) representing the voltage contribution

7.19.3.7 vInd()

```
def vagen.veriloga.Electrical.vInd (
    self,
    value )
```

Return a command representing voltage indirect assigment (Voltage that makes value true)

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Bool or bool condition

Returns

a [Cmd](#) representing the voltage indirect assignment


The documentation for this class was generated from the following file:

- [veriloga.py](#)

7.20 vagen.veriloga.Event Class Reference

Class of events.

Inheritance diagram for vagen.veriloga.Event:



Public Member Functions

- `def __init__ (self, value)`
Constructor.
- `def __or__ (self, other)`
or logic override
- `def __str__ (self)`
string representation

Public Attributes

- `value`

7.20.1 Detailed Description

Class of events.

7.20.2 Constructor & Destructor Documentation

7.20.2.1 `__init__()`

```
def vagen.veriloga.Event.__init__ (
    self,
    value )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>value</i>	string representing the event

7.20.3 Member Function Documentation

7.20.3.1 `__or__()`

```
def vagen.veriloga.Event.__or__ (
    self,
    other )
```

or logic override

Parameters

<i>self</i>	object pointer
<i>other</i>	pointer to another Event object

Returns

Return an [Event](#) representing the or logic between the two

7.20.3.2 `__str__()`

```
def vagen.veriloga.Event.__str__ (
    self )
```

string representation

Parameters

<i>self</i>	object pointer
<i>other</i>	pointer to another Event object

Returns

The string representation of the [Event](#)


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.21 vagen.veriloga.FinalStep Class Reference

[FinalStep](#) class.

Inheritance diagram for vagen.veriloga.FinalStep:



Collaboration diagram for vagen.veriloga.FinalStep:



Public Member Functions

- `def __init__ (self, *simTypes)`
Constructor.

Additional Inherited Members

7.21.1 Detailed Description

[FinalStep](#) class.

7.21.2 Constructor & Destructor Documentation

7.21.2.1 `__init__()`

```
def vagen.veriloga.FinalStep.__init__ (
    self,
    * simTypes )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>*simTypes</i>	optional parameters representing the simulation type


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.22 vagen.veriloga.ForLoop Class Reference

[ForLoop](#) class.

Inheritance diagram for vagen.veriloga.ForLoop:



Collaboration diagram for vagen.veriloga.ForLoop:



Public Member Functions

- `def __init__ (self, start, cond, inc, *cmds)`
Constructor.
- `def getCond (self)`
Return the Forloop condition.
- `def getStart (self)`
Return the Forloop start.
- `def getInc (self)`
Return the Forloop increment.

Public Attributes

- `cond`
- `start`
- `inc`

7.22.1 Detailed Description

[ForLoop](#) class.

7.22.2 Constructor & Destructor Documentation

7.22.2.1 __init__()

```

def vagen.veriloga.ForLoop.__init__ (
    self,
    start,
    cond,

```

```

        inc,
        * cmds )

```

Constructor.

Parameters

<i>self</i>	object pointer
<i>start</i>	command executed at the beggining
<i>cond</i>	condition that must be satisfied in order repeat the sequence of commands in the block
<i>inc</i>	command executed at the end of each step
<i>*cmds</i>	variable number of Cmd or CmdList to be added

7.22.3 Member Function Documentation

7.22.3.1 getCond()

```

def vagen.veriloga.ForLoop.getCond (
    self )

```

Return the Forloop condition.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

[Bool](#) class representing the condition that must be satisfied in order repeat the sequence of commands in the block

7.22.3.2 getInc()

```

def vagen.veriloga.ForLoop.getInc (
    self )

```

Return the Forloop increment.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

[Cmd](#) class representing the increment command run at each iteration

7.22.3.3 getStart()

```

def vagen.veriloga.ForLoop.getStart (
    self )

```

Return the Forloop start.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

[Cmd](#) class representing the initial command run by the loop


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.23 vagen.hilevelmod.HiLevelMod Class Reference

[HiLevelMod](#) class.

Inheritance diagram for vagen.hilevelmod.HiLevelMod:



Collaboration diagram for vagen.hilevelmod.HiLevelMod:



Public Member Functions

- def [__init__](#) (self, tbName, timeTol=None)
Constructor.
- def [var](#) (self, value=0, name="")
Add variable to the module.
- def [marker](#) (self, name, riseFall=100e-12)
Return a marker object.
- def [dig](#) (self, domain, name="", width=1, direction="internal", value=0, inCap=1e-14, serRes=100.0, gnd=None, delay=0, rise=1e-12, fall=1e-12)
Return a [DigIn](#), [DigOut](#), or [DigInOut](#) object.
- def [sw](#) (self, pin1, pin2, cond=0.0, rise=1e-6, fall=1e-6)
switch

- def [clock](#) (self, pin)
Build a clock model using a digital pin.
- def [smu](#) (self, name="", width=1, direction="internal", volt=0, minCur=0, maxCur=0, res=1e12, gnd=None)
Return a [Smu](#) object or a [SmuBus](#) object if width > 1.
- def [vdc](#) (self, name="", width=1, direction="internal", value=0, gnd=None, rise=0, fall=0)
Return a [Vdc](#) object or a [VdcBus](#) object if width > 1.
- def [ldc](#) (self, name="", width=1, direction="internal", value=0, gnd=None, rise=0, fall=0)
Return a [Ldc](#) object or a [LdcBus](#) object if width > 1.
- def [seqNested](#) (self, cmdsIn)
Sequence.
- def [seq](#) (self, cond)
Sequence.
- def [getEqs](#) (self)
Return the equations in a format that can be imported by the maestro view.
- def [getOcn](#) (self)
Return a ocean script that add equations to the opened session of adexl.

Public Attributes

- **dcCmdList**
- **time**
- **state**
- **runSt**
- **eventId**
- **evntList**
- **pEventList**
- **evntListG**
- **markers**
- **nSeq**
- **testSeqs**
- **timeArgs**
- **nState**
- **pCase**
- **cond**

7.23.1 Detailed Description

[HiLevelMod](#) class.

Child of the module class in the veriloA module. It provides additional methods for dealing with digital bus, current sources, voltage sources, clocks and switches

7.23.2 Constructor & Destructor Documentation

7.23.2.1 `__init__()`

```
def vagen.hilevelmod.HiLevelMod.__init__ (
    self,
    tbName,
    timeTol = None )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>tbName</i>	Name of the test bench.
<i>timeTol</i>	Time tolerances for the timer.

7.23.3 Member Function Documentation

7.23.3.1 clock()

```
def vagen.hilevelmod.HiLevelMod.clock (
    self,
    pin )
```

Build a clock model using a digital pin.

Parameters

<i>self</i>	The object pointer.
<i>pin</i>	DigIn or DigInOut .

Returns

a [Clock](#) class.

7.23.3.2 dig()

```
def vagen.hilevelmod.HiLevelMod.dig (
    self,
    domain,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    inCap = 1e-14,
    serRes = 100.0,
    gnd = None,
    delay = 0,
    rise = 1e-12,
    fall = 1e-12 )
```

Return a [DigIn](#), [DigOut](#), or [DigInOut](#) object.

A [DigBusIn](#), [DigBusOut](#) or [DigBusInOut](#) will be returned if width > 0.

Parameters

<i>self</i>	The object pointer.
<i>domain</i>	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.
<i>name</i>	Name of the electrical pin.
<i>value</i>	Integer expression holding the intial value of the digital pin.
<i>width</i>	If width is greather than 1, It returns a bus.
<i>direction</i>	It can be internal, input, output, or inout.
<i>inCap</i>	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
<i>serRes</i>	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
<i>gnd</i>	Electrical representing the ground reference.
<i>delay</i>	Real expression holding the initial delay time.

Parameters

<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

Returns

[DigIn](#), [DigOut](#), or [DigInOut](#) object. A [DigBusIn](#), [DigBusOut](#) or [DigBusInOut](#) will be returned if width > 0.

7.23.3.3 getEqs()

```
def vagen.hilevelmod.HiLevelMod.getEqs (
    self )
```

Return the equations in a format that can be imported by the maestro view.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

7.23.3.4 getOcn()

```
def vagen.hilevelmod.HiLevelMod.getOcn (
    self )
```

Return a ocean script that add equations to the opened session of adexl.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

7.23.3.5 ldc()

```
def vagen.hilevelmod.HiLevelMod.ldc (
    self,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    gnd = None,
    rise = 0,
    fall = 0 )
```

Return a [ldc](#) object or a [ldcBus](#) object if width > 1.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	Name of the voltage source.
<i>width</i>	If width is greather than 1, It returns a list.
<i>direction</i>	It can be internal, input, output, or inout.
<i>value</i>	Real expression holding the inital value.
<i>gnd</i>	Electrical representing the ground reference.
<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

Returns

[Idc](#) or [IdcBus](#) depending on the width.

7.23.3.6 marker()

```
def vagen.hilevelmod.HiLevelMod.marker (
    self,
    name,
    riseFall = 100e-12 )
```

Return a marker object.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	Name of the marker.
<i>riseFall</i>	Rise and fall times of the marker pin. Default is 100ps.

Returns

[Marker](#) class.

7.23.3.7 seq()

```
def vagen.hilevelmod.HiLevelMod.seq (
    self,
    cond )
```

Sequence.

Parameters

<i>cond</i>	condition to run the sequence.
-------------	--------------------------------

Returns

function that accepts variable number of commands to be added to the sequence.

7.23.3.8 seqNested()

```
def vagen.hilevelmod.HiLevelMod.seqNested (
    self,
    cmdsIn )
```

Sequence.

Do not use it! Use Seq instead.

Parameters

<i>cmds↔ In</i>	list of commands to be processed.
---------------------	-----------------------------------

Returns

The list of remaining commands to be processed.

7.23.3.9 smu()

```
def vagen.hilevelmod.HiLevelMod.smu (
    self,
    name = "",
    width = 1,
    direction = "internal",
    volt = 0,
    minCur = 0,
    maxCur = 0,
    res = 1e12,
    gnd = None )
```

Return a [Smu](#) object or a [SmuBus](#) object if width > 1.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	Name of the smu electrical pin.
<i>width</i>	If width is greather than 1, It returns a SmuBus .
<i>direction</i>	It can be internal, input, output, or inout.
<i>volt</i>	Real expression holding the inital voltage.
<i>minCur</i>	Real expression holding the inital minimum current.
<i>maxCur</i>	Real expression holding the inital maximum current.
<i>res</i>	Real expression holding the resitance.

Returns

[Smu](#) or [SmuBus](#) depending on the width.

Parameters

<i>gnd</i>	Electrical representing the ground reference.
------------	---

7.23.3.10 sw()

```
def vagen.hilevelmod.HiLevelMod.sw (
    self,
    pin1,
    pin2,
    cond = 0.0,
    rise = 1e-6,
    fall = 1e-6 )
```

switch

Parameters

<i>self</i>	The object pointer.
<i>pin1</i>	First node (Electrical)
<i>pin2</i>	Second node (Electrical)
<i>cond</i>	Initial switch conductance. Default is 0S.

Parameters

<i>rise</i>	Rise time for changes in the conductance. Default is 1us.
<i>fall</i>	Fall time for changes in the conductance. Default is 1us.

Returns

a [Sw](#) class.

7.23.3.11 var()

```
def vagen.hilevelmod.HiLevelMod.var (
    self,
    value = 0,
    name = "" )
```

Add variable to the module.

Also, the initial value of the variable will be set during the static analysis and the initial step of transient. The type of the variable will be compatible with the type of the initial value.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	Name of the variable.
<i>value</i>	Initial value. Default is 0.

Returns

a variable class.

Reimplemented from [vagen.veriloga.Module](#).

7.23.3.12 vdc()

```
def vagen.hilevelmod.HiLevelMod.vdc (
    self,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    gnd = None,
    rise = 0,
    fall = 0 )
```

Return a [Vdc](#) object or a [VdcBus](#) object if width > 1.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	Name of the voltage source.
<i>width</i>	If width is greather than 1, It returns a list.
<i>direction</i>	It can be internal, input, output, or inout.
<i>value</i>	Real expression holding the inital value.
<i>gnd</i>	Electrical representing the ground reference.
<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

Returns

[Vdc](#) or [VdcBus](#) depending on the width.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.24 vagen.hilevelmod.Idc Class Reference

[Idc](#) class.

Inheritance diagram for vagen.hilevelmod.Idc:



Collaboration diagram for vagen.hilevelmod.Idc:



Public Member Functions

- def `__init__` (self, hiLevelMod, name, value, gnd, rise, fall)
Construtor.
- def `setRiseFall` (self, rise, fall)
Set the rise and the fall times for changes in the voltage.
- def `applyI` (self, value)
Change the value of the current source.

Public Attributes

- `cur`
- `rise`

- **fall**
- **dv**
- **di**

7.24.1 Detailed Description

[Idc](#) class.

Child of Electrical implementing additional features in order to work as a current source.

7.24.2 Constructor & Destructor Documentation

7.24.2.1 `__init__()`

```
def vagen.hilevelmod.Idc.__init__ (
    self,
    hiLevelMod,
    name,
    value,
    gnd,
    rise,
    fall )
```

Construtor.

Parameters

<i>self</i>	The object pointer.
<i>hiLeveMod</i>	Hi level model in which the analog command will be added.
<i>name</i>	Name of the current source electrical pin.
<i>value</i>	Real expression holding the inital voltage.
<i>gnd</i>	Electrical representing the ground reference.
<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

7.24.3 Member Function Documentation

7.24.3.1 `applyI()`

```
def vagen.hilevelmod.Idc.applyI (
    self,
    value )
```

Change the value of the current source.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Teal expression holding the current.

Returns

The commands to change the current.

7.24.3.2 setRiseFall()

```
def vagen.hilevelmod.Idc.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times for changes in the voltage.

Parameters

<i>self</i>	The object pointer.
<i>rise</i>	Real expression holding the rise time for changes in the current.
<i>fall</i>	Real expression holding the fall time for changes in the current.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.25 vagen.hilevelmod.IdcBus Class Reference

[IdcBus](#) class.

Inheritance diagram for vagen.hilevelmod.IdcBus:



Collaboration diagram for `vagen.hilevelmod.IdcBus`:



Public Member Functions

- `def __init__ (self)`
Constructor.
- `def setRiseFall (self, rise, fall)`
Set the rise and the fall times for changes in the voltage.
- `def applyI (self, value)`
Change the value of the current source.

Additional Inherited Members

7.25.1 Detailed Description

`IdcBus` class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.25.2 Constructor & Destructor Documentation

7.25.2.1 `__init__()`

```
def vagen.hilevelmod.IdcBus.__init__ (
    self )
```

Constructor.

Parameters

<code>self</code>	The object pointer.
-------------------	---------------------

7.25.3 Member Function Documentation

7.25.3.1 applyI()

```
def vagen.hilevelmod.IdcBus.applyI (
    self,
    value )
```

Change the value of the current source.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the current.

Returns

The commands to change the current.

7.25.3.2 setRiseFall()

```
def vagen.hilevelmod.IdcBus.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times for changes in the voltage.

Parameters

<i>self</i>	The object pointer.
<i>rise</i>	Real expression holding the rise time for changes in the current.
<i>fall</i>	Real expression holding the fall time for changes in the current.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.26 vagen.veriloga.InitialStep Class Reference

[InitialStep](#) class.

Inheritance diagram for vagen.veriloga.InitialStep:



Collaboration diagram for `vagen.veriloga.InitialStep`:



Public Member Functions

- `def __init__(self, *simTypes)`
Constructor.

Additional Inherited Members

7.26.1 Detailed Description

[InitialStep](#) class.

7.26.2 Constructor & Destructor Documentation

7.26.2.1 __init__()

```
def vagen.veriloga.InitialStep.__init__(
    self,
    * simTypes )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>*simTypes</i>	optional parameters representing the simulation type


The documentation for this class was generated from the following file:

- [veriloga.py](#)

7.27 vagen.veriloga.Integer Class Reference

Class of [Integer](#) operators.

Inheritance diagram for vagen.veriloga.Integer:



Public Member Functions

- def `__init__` (self, value, precedence=0)
Constructor.
- def `getPrecedence` (self)
Return the last operator precedence.
- def `getValue` (self)
Return the operator value.
- def `__add__` (self, other)
Addition override.
- def `__radd__` (self, other)
Reverse addition override.
- def `__sub__` (self, other)
Subtraction override.
- def `__rsub__` (self, other)
Reverse subtraction override.
- def `__mul__` (self, other)
Multiplication override.
- def `__rmul__` (self, other)
Reverse multiplication override.
- def `__truediv__` (self, other)
Division override.
- def `__rtruediv__` (self, other)
Reverse division override.
- def `__mod__` (self, other)
module override
- def `__rmod__` (self, other)
reverse module override
- def `__pow__` (self, other)
Pow override.
- def `__rpow__` (self, other)
Reverse pow override.
- def `__rshift__` (self, other)
right shift override.
- def `__rrshift__` (self, other)
Reverse right shift override.

- def [__lshift__](#) (self, other)
left shift override.
- def [__rlshift__](#) (self, other)
Reverse left shift override.
- def [__and__](#) (self, other)
Bitwise and logic.
- def [__rand__](#) (self, other)
Reverse bitwise and logic.
- def [__or__](#) (self, other)
Bitwise or logic.
- def [__ror__](#) (self, other)
Reverse bitwise or logic.
- def [__xor__](#) (self, other)
Bitwise xor logic.
- def [__rxor__](#) (self, other)
Reverse bitwise xor logic.
- def [__lt__](#) (self, other)
Less than override.
- def [__gt__](#) (self, other)
Greater than override.
- def [__le__](#) (self, other)
Less than equal override.
- def [__ge__](#) (self, other)
Greater than equal override.
- def [__eq__](#) (self, other)
Equal override.
- def [__ne__](#) (self, other)
Not equal override.
- def [__neg__](#) (self)
negation override
- def [__abs__](#) (self)
abs override
- def [__pos__](#) (self)
pos override
- def [__invert__](#) (self)
invert override
- def [__str__](#) (self)
str override

Public Attributes

- **precedence**
- **value**

7.27.1 Detailed Description

Class of [Integer](#) operators.

7.27.2 Constructor & Destructor Documentation

7.27.2.1 __init__()

```
def vagen.veriloga.Integer.__init__ (
    self,
    value,
    precedence = 0 )
```

Constructor.

Parameters

<i>Self</i>	The object pointer.
<i>Value</i>	String representing a Real expression, an Integer , a Bool , or a value that can be converted to Integer .

7.27.3 Member Function Documentation**7.27.3.1 __abs__()**

```
def vagen.veriloga.Integer.__abs__ (
    self )
```

abs override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

expression representing absolute value.

7.27.3.2 __add__()

```
def vagen.veriloga.Integer.__add__ (
    self,
    other )
```

Addition override.

Parameters

<i>self</i>	The object pointer.
<i>other</i>	expression to be added.

Returns

expression representing the addition.

7.27.3.3 __and__()

```
def vagen.veriloga.Integer.__and__ (
    self,
    other )
```

Bitwise and logic.

Parameters

<i>self</i>	first operator.
<i>other</i>	second operator.

Returns

expression representing the bitwise and.

7.27.3.4 `__eq__()`

```
def vagen.veriloga.Integer.__eq__ (
    self,
    other )
```

Equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.27.3.5 `__ge__()`

```
def vagen.veriloga.Integer.__ge__ (
    self,
    other )
```

Greater than equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.27.3.6 `__gt__()`

```
def vagen.veriloga.Integer.__gt__ (
    self,
    other )
```

Greater than override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.27.3.7 __invert__()

```
def vagen.veriloga.Integer.__invert__ (
    self )
```

invert override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

expression representing bitwise not in all bits

7.27.3.8 __le__()

```
def vagen.veriloga.Integer.__le__ (
    self,
    other )
```

Less than equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.27.3.9 __lshift__()

```
def vagen.veriloga.Integer.__lshift__ (
    self,
    other )
```

left shift override.

Parameters

<i>self</i>	Integer to be shifted.
<i>other</i>	number of times the number will be shifted.

Returns

expression representing the shift.

7.27.3.10 __lt__()

```
def vagen.veriloga.Integer.__lt__ (
    self,
    other )
```

Less than override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.27.3.11 `__mod__()`

```
def vagen.veriloga.Integer.__mod__ (
    self,
    other )
```

module override

Parameters

<i>self</i>	Dividend.
<i>other</i>	Quotient.

Returns

expression representing the module.

7.27.3.12 `__mul__()`

```
def vagen.veriloga.Integer.__mul__ (
    self,
    other )
```

Multiplication override.

Parameters

<i>self</i>	Multiplicand object pointer.
<i>other</i>	Multiplier.

Returns

expression representing the multiplication.

7.27.3.13 `__ne__()`

```
def vagen.veriloga.Integer.__ne__ (
    self,
    other )
```

Not equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.27.3.14 __neg__()

```
def vagen.veriloga.Integer.__neg__ (
    self )
```

negation override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

expression representing negation.

7.27.3.15 __or__()

```
def vagen.veriloga.Integer.__or__ (
    self,
    other )
```

Bitwise or logic.

Parameters

<i>self</i>	first operator.
<i>other</i>	second operator.

Returns

expression representing the bitwise and.

7.27.3.16 __pos__()

```
def vagen.veriloga.Integer.__pos__ (
    self )
```

pos override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

copy of the same object.

7.27.3.17 __pow__()

```
def vagen.veriloga.Integer.__pow__ (
    self,
    other )
```

Pow override.

Parameters

<i>self</i>	Base object pointer.
<i>other</i>	Exponent.

Returns

expression representing the power.

7.27.3.18 __radd__()

```
def vagen.veriloga.Integer.__radd__ (
    self,
    other )
```

Reverse addition override.

Parameters

<i>self</i>	The object pointer.
<i>other</i>	expression to be added.

Returns

expression representing the addition.

7.27.3.19 __rand__()

```
def vagen.veriloga.Integer.__rand__ (
    self,
    other )
```

Reverse bitwise and logic.

Parameters

<i>self</i>	first operator.
<i>other</i>	second operator.

Returns

expression representing the bitwise and.

7.27.3.20 __rlshift__()

```
def vagen.veriloga.Integer.__rlshift__ (
    self,
    other )
```

Reverse left shift override.

Parameters

<i>self</i>	number of times the number will be shifted.
<i>other</i>	Integer to be shifted.

Returns

expression representing the shift.

7.27.3.21 __rmod__()

```
def vagen.veriloga.Integer.__rmod__ (
    self,
    other )
```

reverse module override

Parameters

<i>self</i>	Quotient.
<i>other</i>	Dividend.

Returns

expression representing the mdule.

7.27.3.22 __rmul__()

```
def vagen.veriloga.Integer.__rmul__ (
    self,
    other )
```

Reverse multiplication override.

Parameters

<i>self</i>	Multiplier object pointer.
<i>other</i>	Multiplicand.

Returns

expression representing the multiplication.

7.27.3.23 __ror__()

```
def vagen.veriloga.Integer.__ror__ (
    self,
    other )
```

Reverse bitwise or logic.

Parameters

<i>self</i>	first operator.
<i>other</i>	second operator.

Returns

expression representing the bitwise and.

7.27.3.24 __rpow__()

```
def vagen.veriloga.Integer.__rpow__ (
```

```

        self,
        other )

```

Reverse pow override.

Parameters

<i>self</i>	Exponent object pointer.
<i>other</i>	Base.

Returns

expression representing the power.

7.27.3.25 __rrshift__()

```

def vagen.veriloga.Integer.__rrshift__ (
    self,
    other )

```

Reverse right shift override.

Parameters

<i>self</i>	number of times the number will be shifted.
<i>other</i>	Integer to be shifted.

Returns

expression representing the shift.

7.27.3.26 __rshift__()

```

def vagen.veriloga.Integer.__rshift__ (
    self,
    other )

```

right shift override.

Parameters

<i>self</i>	Integer to be shifted.
<i>other</i>	number of times the number will be shifted.

Returns

expression representing the shift.

7.27.3.27 __rsub__()

```

def vagen.veriloga.Integer.__rsub__ (
    self,
    other )

```

Reverse subtraction override.

Parameters

<i>self</i>	Subtrahend object pointer.
<i>other</i>	Minuend.

Returns

expression representing the subtraction.

7.27.3.28 __rtruediv__()

```
def vagen.veriloga.Integer.__rtruediv__ (
    self,
    other )
```

Reverse division override.

Parameters

<i>self</i>	Quotient object pointer.
<i>other</i>	Dividend.

Returns

expression representing the division.

7.27.3.29 __rxor__()

```
def vagen.veriloga.Integer.__rxor__ (
    self,
    other )
```

Reverse bitwise xor logic.

Parameters

<i>self</i>	first operator.
<i>other</i>	second operator.

Returns

expression representing the bitwise and.

7.27.3.30 __str__()

```
def vagen.veriloga.Integer.__str__ (
    self )
```

str override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

string representing the expression

7.27.3.31 __sub__()

```
def vagen.veriloga.Integer.__sub__ (
    self,
    other )
```


Subtraction override.

Parameters

<i>self</i>	Minuend object pointer.
<i>other</i>	Subtrahend.

Returns

expression representing the subtraction.

7.27.3.32 __truediv__()

```
def vagen.veriloga.Integer.__truediv__ (
    self,
    other )
```

Division override.

Parameters

<i>self</i>	Dividend object pointer.
<i>other</i>	Quotient.

Returns

expression representing the division.

7.27.3.33 __xor__()

```
def vagen.veriloga.Integer.__xor__ (
    self,
    other )
```

Bitwise xor logic.

Parameters

<i>self</i>	first operator.
<i>other</i>	second operator.

Returns

expression representing the bitwise and.

7.27.3.34 getPrecedence()

```
def vagen.veriloga.Integer.getPrecedence (
    self )
```

Return the last operator precedence.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

int representing the precedence

7.27.3.35 getValue()

```
def vagen.veriloga.Integer.getValue (
    self )
```

Return the operator value.

Parameters

<i>Self</i>	The object pointer.
-------------	---------------------

Returns

String representing the [Bool](#) expression.


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.28 vagen.veriloga.IntegerVar Class Reference

[Integer](#) variable class.

Inheritance diagram for vagen.veriloga.IntegerVar:



Collaboration diagram for vagen.veriloga.IntegerVar:



Public Member Functions

- def `__init__` (self, value)
Constructor.
- def `inc` (self)
Increment.
- def `dec` (self)
Decrement.
- def `eq` (self, value)
Atribution.

Additional Inherited Members

7.28.1 Detailed Description

[Integer](#) variable class.

7.28.2 Constructor & Destructor Documentation

7.28.2.1 `__init__()`

```
def vagen.veriloga.IntegerVar.__init__ (
    self,
    value )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>value</i>	string representing the value

7.28.3 Member Function Documentation

7.28.3.1 `dec()`

```
def vagen.veriloga.IntegerVar.dec (
    self )
```

Decrement.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

command representing the decrement

7.28.3.2 `eq()`

```
def vagen.veriloga.IntegerVar.eq (
    self,
    value )
```

Atribution.

Parameters

<i>self</i>	object pointer
<i>value</i>	A number representing the value

Returns

Return a command representing the attribution to a variable

7.28.3.3 inc()

```
def vagen.veriloga.IntegerVar.inc (  
    self )
```

Increment.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

command representing the increment


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.29 vagen.hilevelmod.Mark Class Reference

[Mark](#) command class.

Inheritance diagram for vagen.hilevelmod.Mark:



Collaboration diagram for `vagen.hilevelmod.Mark`:



Public Member Functions

- `def __init__ (self, cmd)`
Construtor.
- `def getCmd (self)`
Return the command.
- `def __str__ (self)`
Dummy method.
- `def getVA (self, padding)`
Dummy method.

Public Attributes

- `cmd`

7.29.1 Detailed Description

[Mark](#) command class.

This class of commands are responsible for storing the command thar marks an specific event

7.29.2 Constructor & Destructor Documentation

7.29.2.1 `__init__()`

```
def vagen.hilevelmod.Mark.__init__ (
    self,
    cmd )
```

Construtor.

Parameters

<i>self</i>	The object pointer.
<i>cmd</i>	Command to be added to the marker.

Reimplemented from [vagen.veriloga.Cmd](#).

7.29.3 Member Function Documentation

7.29.3.1 __str__()

```
def vagen.hilevelmod.Mark.__str__ (
    self )
```

Dummy method.

Raise exception when runned.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.veriloga.Cmd](#).

7.29.3.2 getCmd()

```
def vagen.hilevelmod.Mark.getCmd (
    self )
```

Return the command.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

Command passed to the constructor.

7.29.3.3 getVA()

```
def vagen.hilevelmod.Mark.getVA (
    self,
    padding )
```

Dummy method.

Raise exception when runned.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.veriloga.Cmd](#).

The documentation for this class was generated from the following file:

- [hilevelmod.py](#)

7.30 vagen.hilevelmod.Marker Class Reference

[Marker](#) class.

Public Member Functions

- def [__init__](#) (self, hiLevelMod, name, riseFall)
Construtor.
- def [getName](#) (self)
Return the name of the [Marker](#).
- def [mark](#) (self, name)
[Mark](#) a particular event by flipping the internal variable.

- def `low` (self)
Force the internal variable low.
- def `high` (self)
Force the internal variable high.
- def `getEqs` (self)
Return a dictionary with the cadence equations for the marker

Public Attributes

- `name`
- `markList`
- `markerPin`
- `markSt`

7.30.1 Detailed Description

`Marker` class.

Responsible for flipping the state of one variable to mark events and generates cadence equations that calculate the time of the events

7.30.2 Constructor & Destructor Documentation

7.30.2.1 `__init__()`

```
def vagen.hilevelmod.Marker.__init__ (
    self,
    hiLevelMod,
    name,
    riseFall )
```

Construtor.

Parameters

<code>self</code>	The object pointer.
<code>hiLeveMod</code>	Hi level model in which the analog command will be added
<code>name</code>	Name of the marker.
<code>riseFall</code>	Rise and fall times of the marker pin.

7.30.3 Member Function Documentation

7.30.3.1 `getEqs()`

```
def vagen.hilevelmod.Marker.getEqs (
    self )
```

Return a dictionary with the cadence equations for the marker

Parameters

<code>self</code>	The object pointer.
-------------------	---------------------

Returns

The dictionary with the cadence equations.

7.30.3.2 getName()

```
def vagen.hilevelmod.Marker.getName (
    self )
```

Return the name of the [Marker](#).

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

Name of the [Marker](#).

7.30.3.3 high()

```
def vagen.hilevelmod.Marker.high (
    self )
```

Force the internal variable high.

You shouldn't use because it will break the synchronism between the cadence equations and the events. It was implemented for usage in specific power down conditions only.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The [Mark](#) command.

7.30.3.4 low()

```
def vagen.hilevelmod.Marker.low (
    self )
```

Force the internal variable low.

You shouldn't use because it will break the synchronism between the cadence equations and the events. It was implemented for usage in specific power down conditions only.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

The [Mark](#) command.

7.30.3.5 mark()

```
def vagen.hilevelmod.Marker.mark (
    self,
    name )
```

[Mark](#) a particular event by flipping the internal variable.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	Name of the event.

Returns

The [Mark](#) command.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)

7.31 vagen.veriloga.Module Class Reference

verilogA class

Inheritance diagram for vagen.veriloga.Module:



Public Member Functions

- def [__init__](#) (self, moduleName)
constructor
- def [getModuleName](#) (self)
return module name
- def [fixName](#) (self, name)
If name is an empty string, get the next name available in the namespace.
- def [var](#) (self, vType=[Integer](#), name="")
Add variable to the module.
- def [par](#) (self, value, name)
Add parameter to the module.
- def [analog](#) (self, *args)
Add commands to the analog block.
- def [beginningAnalog](#) (self, *args)
Add commands to beginning of the analog block.
- def [endAnalog](#) (self, *args)
Add commands to the end of the analog block.
- def [addNode](#) (self, name, width, direction)
Add node.
- def [electrical](#) (self, name="", width=1, direction="internal")
Return [Electrical](#) class.
- def [getVA](#) (self)
Return the VA verilog code.

Public Attributes

- `moduleName`
- `nameCount`
- `nameSpace`
- `nodes`
- `ports`
- `parameters`
- `variables`
- `cmds`
- `endCmds`
- `beginningCmds`

7.31.1 Detailed Description

verilogA class

7.31.2 Constructor & Destructor Documentation

7.31.2.1 `__init__()`

```
def vagen.veriloga.Module.__init__ (
    self,
    moduleName )
```

constructor

Parameters

<i>self</i>	The object pointer.
<i>node1</i>	Electrical signal representing the first node
<i>moduleName</i>	name of the module (the first word after module in the va)

7.31.3 Member Function Documentation

7.31.3.1 `addNode()`

```
def vagen.veriloga.Module.addNode (
    self,
    name,
    width,
    direction )
```

Add node.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	string representing the name of the Electrical signal
<i>width</i>	int representing the width of the Electrical signal
<i>direction</i>	direction of the signal. It can be on the strings "internal", "input", "output", or "inout"

Returns

string with the name of the node

7.31.3.2 analog()

```
def vagen.veriloga.Module.analog (
    self,
    * args )
```

Add commands to the analog block.

Parameters

<i>self</i>	The object pointer.
<i>*args</i>	variable number of Cmd or CmdList to be added

7.31.3.3 beginningAnalog()

```
def vagen.veriloga.Module.beginningAnalog (
    self,
    * args )
```

Add commands to beginning of the analog block.

Parameters

<i>self</i>	The object pointer.
<i>*args</i>	variable number of Cmd or CmdList to be added

7.31.3.4 electrical()

```
def vagen.veriloga.Module.electrical (
    self,
    name = "",
    width = 1,
    direction = "internal" )
```

Return [Electrical](#) class.

Parameters

<i>self</i>	The object pointer.
<i>name</i>	string representing the name of the Electrical signal
<i>width</i>	int representing the width of the Electrical signal
<i>direction</i>	direction of the signal. It can be on the strings "internal", "input", "output", or "inout"

Returns

list of [Electrical](#) classes or an [Electrical](#) class depending on the width

7.31.3.5 endAnalog()

```
def vagen.veriloga.Module.endAnalog (
    self,
    * args )
```

Add commands to the end of the analog block.

Parameters

<i>self</i>	The object pointer.
<i>*args</i>	variable number of Cmd or CmdList to be added

7.31.3.6 fixName()

```
def vagen.veriloga.Module.fixName (
    self,
    name )
```

If name is an empty string, get the next name available in the namespace.

If name isn't empty, check if the name is available in the veriloga namespace and raise an exception if it doesn't

Parameters

<i>self</i>	The object pointer.
<i>name</i>	string to be checked

Returns

string representing a valid name in the veriloga namespace

7.31.3.7 getModuleName()

```
def vagen.veriloga.Module.getModuleName (
    self )
return module name
```

Parameters

<i>self</i>	The object pointer
-------------	--------------------

Returns

string representing the name of the module

7.31.3.8 getVA()

```
def vagen.veriloga.Module.getVA (
    self )
```

Return the VA verilog code.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

string with the veriloga code

7.31.3.9 par()

```
def vagen.veriloga.Module.par (
    self,
```

```

        value,
        name )

```

Add parameter to the module.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Initial value. It can be Real , Integer , int or float.
<i>name</i>	string representing the name of the parameter in the veriloga

Returns

[RealVar](#) or [RealVar](#) depending on the initial value

7.31.3.10 var()

```

def vagen.veriloga.Module.var (
    self,
    vType = Integer,
    name = "" )

```

Add variable to the module.

Parameters

<i>self</i>	The object pointer.
<i>vType</i>	it can be Integer Bool or Real
<i>name</i>	string representing the name of the variable in the veriloga

Returns

[RealVar](#), [IntegerVar](#) or [BoolVar](#) depending on the vType

Reimplemented in [vagen.hilevelmod.HiLevelMod](#).


The documentation for this class was generated from the following file:

- [veriloga.py](#)

7.32 vagen.veriloga.Real Class Reference

Class of [Real](#) operators.

Inheritance diagram for vagen.veriloga.Real:



Public Member Functions

- def `__init__` (self, value, precedence=0)
Constructor.
- def `getPrecedence` (self)
Return the last operator precedence.
- def `getValue` (self)
Return the operator value.
- def `__add__` (self, other)
Addition override.
- def `__sub__` (self, other)
Subtraction override.
- def `__mul__` (self, other)
Multiplication override.
- def `__truediv__` (self, other)
Division override.
- def `__pow__` (self, other)
Pow override.
- def `__gt__` (self, other)
Greater than override.
- def `__lt__` (self, other)
Less than override.
- def `__le__` (self, other)
Less than equal override.
- def `__ge__` (self, other)
Greater than equal override.
- def `__eq__` (self, other)
Equal override.
- def `__ne__` (self, other)
Not equal override.
- def `__radd__` (self, other)
Reverse addition override.
- def `__rsub__` (self, other)
Reverse subtraction override.
- def `__rmul__` (self, other)
Reverse multiplication override.
- def `__rtruediv__` (self, other)
Reverse division override.
- def `__rpow__` (self, other)
Pow override.
- def `__neg__` (self)
negation override
- def `__pos__` (self)
pos override
- def `__abs__` (self)
abs override
- def `__str__` (self)
str override

Public Attributes

- `precedence`
- `value`

7.32.1 Detailed Description

Class of [Real](#) operators.

7.32.2 Constructor & Destructor Documentation

7.32.2.1 `__init__()`

```
def vagen.veriloga.Real.__init__ (
    self,
    value,
    precedence = 0 )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	String representing a Real expression, an Integer , a Bool , or a value that can be converted to Real .
<i>precedence</i>	operator precedence.

7.32.3 Member Function Documentation

7.32.3.1 `__abs__()`

```
def vagen.veriloga.Real.__abs__ (
    self )
```

abs override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

expression representing absolute value.

7.32.3.2 `__add__()`

```
def vagen.veriloga.Real.__add__ (
    self,
    other )
```

Addition override.

Parameters

<i>self</i>	The object pointer.
<i>other</i>	expression to be added.

Returns

expression representing the addition.

7.32.3.3 `__eq__()`

```
def vagen.veriloga.Real.__eq__ (
    self,
    other )
```

Equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.32.3.4 `__ge__()`

```
def vagen.veriloga.Real.__ge__ (
    self,
    other )
```

Greater than equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.32.3.5 `__gt__()`

```
def vagen.veriloga.Real.__gt__ (
    self,
    other )
```

Greater than override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.32.3.6 `__le__()`

```
def vagen.veriloga.Real.__le__ (
    self,
    other )
```

Less than equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.32.3.7 __lt__()

```
def vagen.veriloga.Real.__lt__ (
    self,
    other )
```

Less than override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.32.3.8 __mul__()

```
def vagen.veriloga.Real.__mul__ (
    self,
    other )
```

Multiplication override.

Parameters

<i>self</i>	Multiplicand object pointer.
<i>other</i>	Multiplier.

Returns

expression representing the multiplication.

7.32.3.9 __ne__()

```
def vagen.veriloga.Real.__ne__ (
    self,
    other )
```

Not equal override.

Parameters

<i>self</i>	Left operand object pointer.
<i>other</i>	Right operand.

Returns

expression representing the comparison.

7.32.3.10 __neg__()

```
def vagen.veriloga.Real.__neg__ (
    self )
```

negation override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

expression representing negation.

7.32.3.11 __pos__()

```
def vagen.veriloga.Real.__pos__ (
    self )
```

pos override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

copy of the same object.

7.32.3.12 __pow__()

```
def vagen.veriloga.Real.__pow__ (
    self,
    other )
```

Pow override.

Parameters

<i>self</i>	Base object pointer.
<i>other</i>	Exponent.

Returns

expression representing the power.

7.32.3.13 __radd__()

```
def vagen.veriloga.Real.__radd__ (
    self,
    other )
```

Reverse addition override.

Parameters

<i>self</i>	The object pointer.
<i>other</i>	expression to be added.

Returns

expression representing the addition.

7.32.3.14 __rmul__()

```
def vagen.veriloga.Real.__rmul__ (
    self,
    other )
```

Reverse multiplication override.

Parameters

<i>self</i>	Multiplier object pointer.
<i>other</i>	Multiplicand.

Returns

expression representing the multiplication.

7.32.3.15 __rpow__()

```
def vagen.veriloga.Real.__rpow__ (
    self,
    other )
```

Pow override.

Parameters

<i>self</i>	Exponent object pointer.
<i>other</i>	Base.

Returns

expression representing the power.

7.32.3.16 __rsub__()

```
def vagen.veriloga.Real.__rsub__ (
    self,
    other )
```

Reverse subtraction override.

Parameters

<i>self</i>	Subtrahend object pointer.
<i>other</i>	Minuend.

Returns

expression representing the subtraction.

7.32.3.17 __rtruediv__()

```
def vagen.veriloga.Real.__rtruediv__ (
    self,
    other )
```

Reverse division override.

Parameters

<i>self</i>	Quotient object pointer.
<i>other</i>	Dividend.

Returns

expression representing the division.

7.32.3.18 __str__()

```
def vagen.veriloga.Real.__str__ (
    self )
```

str override

Parameters

<i>self</i>	Object pointer.
-------------	-----------------

Returns

string representing the expression

7.32.3.19 __sub__()

```
def vagen.veriloga.Real.__sub__ (
    self,
    other )
```

Subtraction override.

Parameters

<i>self</i>	Minuend object pointer.
<i>other</i>	Subtrahend.

Returns

expression representing the subtraction.

7.32.3.20 __truediv__()

```
def vagen.veriloga.Real.__truediv__ (
    self,
    other )
```

Division override.

Parameters

<i>self</i>	Dividend object pointer.
<i>other</i>	Quotient.

Returns

expression representing the division.

7.32.3.21 getPrecedence()

```
def vagen.veriloga.Real.getPrecedence (
    self )
```

Return the last operator precedence.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

int representing the precedence

7.32.3.22 getValue()

```
def vagen.veriloga.Real.getValue (
    self )
```

Return the operator value.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

String representing the [Real](#) expression.


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.33 vagen.veriloga.RealVar Class Reference

[Real](#) variable class.

Inheritance diagram for vagen.veriloga.RealVar:



Collaboration diagram for vagen.veriloga.RealVar:



Public Member Functions

- `def __init__ (self, value)`
Constructor.
- `def eq (self, value)`
Atribution.

Additional Inherited Members

7.33.1 Detailed Description

[Real](#) variable class.

7.33.2 Constructor & Destructor Documentation

7.33.2.1 `__init__()`

```
def vagen.veriloga.RealVar.__init__ (
    self,
    value )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>value</i>	string representing the value

7.33.3 Member Function Documentation

7.33.3.1 eq()

```
def vagen.veriloga.RealVar.eq (
    self,
    value )
```

Attribution.

Parameters

<i>self</i>	object pointer
<i>value</i>	A number representing the value

Returns

Return a command representing the attribution to a variable


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.34 vagen.veriloga.RepeatLoop Class Reference

[RepeatLoop](#) class

Inheritance diagram for vagen.veriloga.RepeatLoop:



Collaboration diagram for `vagen.veriloga.RepeatLoop`:



Public Member Functions

- `def __init__ (self, n, *cmds)`
Constructor.
- `def getN (self)`
Return the repeat count.

Public Attributes

- `n`

7.34.1 Detailed Description

[RepeatLoop](#) class

7.34.2 Constructor & Destructor Documentation

7.34.2.1 __init__()

```
def vagen.veriloga.RepeatLoop.__init__ (
    self,
    n,
    * cmds )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>n</i>	Integer class or int representing the number of times the block of commands must be repeated
<i>*cmds</i>	variable number of Cmd or CmdList to be added

Reimplemented from [vagen.veriloga.Block](#).

7.34.3 Member Function Documentation

7.34.3.1 getN()

```
def vagen.veriloga.RepeatLoop.getN (
    self )
```

Return the repeat count.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

[Integer](#) class representing the number of times the block of commands will be repeated


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.35 vagen.hilevelmod.Smu Class Reference

[Smu](#) class.

Inheritance diagram for vagen.hilevelmod.Smu:



Collaboration diagram for vagen.hilevelmod.Smu:



Public Member Functions

- `def __init__ (self, hiLevelMod, name, volt, minCur, maxCur, res, gnd)`
Construtor.
- `def applyV (self, value, limit)`
Configure the smu as current limited voltage source and apply the desired voltage.
- `def applyI (self, value, limit)`
Configure the smu as voltage limited current source and apply the desired current.
- `def applyR (self, value)`
Configure the resistive load.

Public Attributes

- `volt`
- `maxCur`
- `minCur`
- `res`
- `vDelay`
- `iDelay`
- `rDelay`
- `riseFall`
- `dv`
- `di`

7.35.1 Detailed Description

`Smu` class.

Child of `Electrical` implementing additional features in order to work as a Source Measure Unit

7.35.2 Constructor & Destructor Documentation

7.35.2.1 `__init__()`

```

def vagen.hilevelmod.Smu.__init__ (
    self,
    hiLevelMod,
    name,
    volt,

```

```

        minCur,
        maxCur,
        res,
        gnd )

```

Construtor.

Parameters

<i>self</i>	The object pointer.
<i>hiLeveMod</i>	Hi level model in which the analog command will be added.
<i>name</i>	Name of the smu electrical pin.
<i>volt</i>	Real expression holding the inital voltage.
<i>minCur</i>	Real expression holding the inital minimum current.
<i>maxCur</i>	Real expression holding the inital maximum current.
<i>res</i>	Real expression holding the resitance.
<i>gnd</i>	Electrical representing the ground reference.

7.35.3 Member Function Documentation

7.35.3.1 applyI()

```

def vagen.hilevelmod.Smu.applyI (
    self,
    value,
    limit )

```

Configure the smu as voltage limited current source and apply the desired current.

Positive currents are sink current sources. The limit corresponds to the uppper voltage when value < 0 and to the lower voltage when value > 0.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the current to be applied.
<i>limit</i>	Real expression holding the voltage limit.

Returns

The commands to configure the [Smu](#) in current mode.

7.35.3.2 applyR()

```

def vagen.hilevelmod.Smu.applyR (
    self,
    value )

```

Configure the resistive load.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the value of the resistor.

Returns

The commands to configure the [Smu](#) in resistance mode.

7.35.3.3 applyV()

```
def vagen.hilevelmod.Smu.applyV (
    self,
    value,
    limit )
```

Configure the smu as current limited voltage source and apply the desired voltage.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the voltage to be applied.
<i>limit</i>	Real expression holding the current limit.

Returns

The commands to configure the [Smu](#) in voltage mode.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.36 vagen.hilevelmod.SmuBus Class Reference

[SmuBus](#) class.

Inheritance diagram for vagen.hilevelmod.SmuBus:



Collaboration diagram for vagen.hilevelmod.SmuBus:



Public Member Functions

- def `__init__` (self)
Constructor.
- def `applyI` (self, value, limit)
Configure the smu as voltage limited current source and apply the desired current.
- def `applyV` (self, value, limit)
Configure the smu as current limited voltage source and apply the desired voltage.
- def `applyR` (self, value)
Configure the resistive load.

Additional Inherited Members

7.36.1 Detailed Description

`SmuBus` class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the `slice` method, so it works similar to a slice of a bus in verilog.

7.36.2 Constructor & Destructor Documentation

7.36.2.1 `__init__()`

```
def vagen.hilevelmod.SmuBus.__init__ (
    self )
```

Constructor.

Parameters

<code>self</code>	The object pointer.
-------------------	---------------------

7.36.3 Member Function Documentation

7.36.3.1 applyI()

```
def vagen.hilevelmod.SmuBus.applyI (
    self,
    value,
    limit )
```

Configure the smu as voltage limited current source and apply the desired current.

Positive currents are sink current sources. The limit corresponds to the upper voltage when value < 0 and to the lower voltage when value > 0.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the current to be applied.
<i>limit</i>	Real expression holding the voltage limit.

Returns

The commands to configure the [Smu](#) in current mode.

7.36.3.2 applyR()

```
def vagen.hilevelmod.SmuBus.applyR (
    self,
    value )
```

Configure the resistive load.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the value of the resistor.

Returns

The commands to configure the [Smu](#) in resistance mode.

7.36.3.3 applyV()

```
def vagen.hilevelmod.SmuBus.applyV (
    self,
    value,
    limit )
```

Configure the smu as current limited voltage source and apply the desired voltage.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the voltage to be applied.
<i>limit</i>	Real expression holding the current limit.

Returns

The commands to configure the [Smu](#) in voltage mode.

The documentation for this class was generated from the following file:

- [hilevelmod.py](#)

7.37 vagen.hilevelmod.Sw Class Reference

[Sw](#) class.

Public Member Functions

- `def __init__ (self, hiLevelMod, pin1, pin2, cond, rise, fall)`
Construtor.
- `def setRiseFall (self, rise, fall)`
Set the rise and the fall times of all digital output pin.
- `def setCond (self, cond)`
Set the conductance.

Public Attributes

- `swCount`
- `cond`
- `rise`
- `fall`
- `branch`

Static Public Attributes

- `int swCount = 1`

7.37.1 Detailed Description

[Sw](#) class.

Switch between two nodes.

7.37.2 Constructor & Destructor Documentation

7.37.2.1 __init__()

```
def vagen.hilevelmod.Sw.__init__ (
    self,
    hiLevelMod,
    pin1,
    pin2,
    cond,
    rise,
    fall )
```

Construtor.

Parameters

<code>self</code>	The object pointer.
<code>hiLeveMod</code>	Hi level model in which the analog command will be added.

Parameters

<i>pin1</i>	First node
<i>pin2</i>	Second node
<i>cond</i>	Real expression representing the initial switch conductance
<i>rise</i>	Real expression representing the rise time for changes in the conductance
<i>fall</i>	Real expression representing the fall time for changes in the conductance

7.37.3 Member Function Documentation**7.37.3.1 setCond()**

```
def vagen.hilevelmod.Sw.setCond (
    self,
    cond )
```

Set the conductance.

Parameters

<i>self</i>	The object pointer.
<i>cond</i>	Real expression holding the conductance value.

Returns

The commands to change the conductance.

7.37.3.2 setRiseFall()

```
def vagen.hilevelmod.Sw.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times of all digital output pin.

Parameters

<i>self</i>	The object pointer.
<i>Rise</i>	Real expression holding the rise time.
<i>Fall</i>	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.38 vagen.veriloga.Timer Class Reference

[Timer](#) Class.

Inheritance diagram for vagen.veriloga.Timer:



Collaboration diagram for vagen.veriloga.Timer:



Public Member Functions

- `def __init__ (self, startTime, *pars)`
Constructor.

Additional Inherited Members

7.38.1 Detailed Description

[Timer](#) Class.

7.38.2 Constructor & Destructor Documentation

7.38.2.1 `__init__()`

```
def vagen.veriloga.Timer.__init__ (
    self,
    startTime,
    * pars )
```

Constructor.

Parameters

<i>self</i>	object pointer
-------------	----------------

Parameters

<i>startTime</i>	Real or build-in real representing the time tolerance
<i>*pars</i>	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.39 vagen.hilevelmod.Vdc Class Reference

[Vdc](#) class.

Inheritance diagram for vagen.hilevelmod.Vdc:



Collaboration diagram for vagen.hilevelmod.Vdc:



Public Member Functions

- def [__init__](#) (self, hiLevelMod, name, value, gnd, rise, fall)
Construtor.
- def [setRiseFall](#) (self, rise, fall)
Set the rise and the fall times for changes in the voltage.
- def [applyV](#) (self, value)
Change the value of the voltage source.

Public Attributes

- **volt**
- **rise**
- **fall**
- **dv**
- **di**

7.39.1 Detailed Description

[Vdc](#) class.

Child of Electrical implementing additional features in order to work as a voltage source.

7.39.2 Constructor & Destructor Documentation

7.39.2.1 __init__()

```
def vagen.hilevelmod.Vdc.__init__ (
    self,
    hiLevelMod,
    name,
    value,
    gnd,
    rise,
    fall )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>hiLevelMod</i>	Hi level model in which the analog command will be added.
<i>name</i>	Name of the voltage source electrical pin.
<i>value</i>	Real expression holding the initial voltage.
<i>gnd</i>	Electrical representing the ground reference.
<i>rise</i>	Real expression holding the initial rise time.
<i>fall</i>	Real expression holding the initial fall time.

7.39.3 Member Function Documentation

7.39.3.1 applyV()

```
def vagen.hilevelmod.Vdc.applyV (
    self,
    value )
```

Change the value of the voltage source.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the voltage.

Returns

The commands to change the voltage.

7.39.3.2 setRiseFall()

```
def vagen.hilevelmod.Vdc.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times for changes in the voltage.

Parameters

<i>self</i>	The object pointer.
<i>rise</i>	Real expression holding the rise time for changes in the voltage.
<i>fall</i>	Real expression holding the fall time for changes in the voltage.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.40 vagen.hilevelmod.VdcBus Class Reference

[VdcBus](#) class.

Inheritance diagram for vagen.hilevelmod.VdcBus:



Collaboration diagram for vagen.hilevelmod.VdcBus:



Public Member Functions

- def `__init__` (self)
Constructor.
- def `setRiseFall` (self, rise, fall)
Set the rise and the fall times for changes in the voltage.
- def `applyV` (self, value)
Change the value of the voltage source.

Additional Inherited Members

7.40.1 Detailed Description

`VdcBus` class.

Child of a list. It implements additional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.40.2 Constructor & Destructor Documentation

7.40.2.1 `__init__`()

```
def vagen.hilevelmod.VdcBus.__init__ (
    self )
```

Constructor.

Parameters

<code>self</code>	The object pointer.
-------------------	---------------------

7.40.3 Member Function Documentation

7.40.3.1 `applyV()`

```
def vagen.hilevelmod.VdcBus.applyV (
    self,
    value )
```

Change the value of the voltage source.

Parameters

<i>self</i>	The object pointer.
<i>value</i>	Real expression holding the voltage.

Returns

The commands to change the voltage.

7.40.3.2 `setRiseFall()`

```
def vagen.hilevelmod.VdcBus.setRiseFall (
    self,
    rise,
    fall )
```

Set the rise and the fall times for changes in the voltage.

Parameters

<i>self</i>	The object pointer.
<i>rise</i>	Real expression holding the rise time for changes in the voltage.
<i>fall</i>	Real expression holding the fall time for changes in the voltage.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.41 `vagen.veriloga.WaitAnalogEvent` Class Reference

Wait analog event class.

Inheritance diagram for vagen.veriloga.WaitAnalogEvent:



Collaboration diagram for vagen.veriloga.WaitAnalogEvent:



Public Member Functions

- `def __init__(self, event, *cmds)`
Constructor.

Additional Inherited Members

7.41.1 Detailed Description

Wait analog event class.

7.41.2 Constructor & Destructor Documentation

7.41.2.1 `__init__()`

```
def vagen.veriloga.WaitAnalogEvent.__init__ (
    self,
    event,
    * cmds )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>event</i>	Event to be waited for
<i>*cmds</i>	variable number of Cmd or CmdList to be added

Reimplemented from [vagen.veriloga.Block](#).


The documentation for this class was generated from the following file:

- [veriloga.py](#)


7.42 `vagen.hilevelmod.WaitSignal` Class Reference

[WaitSignal](#) command class.

Inheritance diagram for `vagen.hilevelmod.WaitSignal`:



Collaboration diagram for vagen.hilevelmod.WaitSignal:



Public Member Functions

- def `__init__` (self, evnt)
Construtor.
- def `getEvt` (self)
Return the event that triggers the next state.
- def `__str__` (self)
Dummy method.
- def `getVA` (self, padding)
Dummy method.

Public Attributes

- `evnt`

7.42.1 Detailed Description

`WaitSignal` command class.

This class of commands are responsible for wating a specific Event before allowing a test sequence to continue

7.42.2 Constructor & Destructor Documentation

7.42.2.1 `__init__`()

```
def vagen.hilevelmod.WaitSignal.__init__ (
    self,
    evnt )
```

Construtor.

Parameters

<code>self</code>	The object pointer.
<code>evnt</code>	Event to be waited for.

Reimplemented from `vagen.veriloga.Cmd`.

7.42.3 Member Function Documentation

7.42.3.1 __str__()

```
def vagen.hilevelmod.WaitSignal.__str__ (
    self )
```

Dummy method.

Raise exception when runned.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.veriloga.Cmd](#).

7.42.3.2 getEvt()

```
def vagen.hilevelmod.WaitSignal.getEvt (
    self )
```

Return the event that triggers the next state.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

Event passed to the constructor.

7.42.3.3 getVA()

```
def vagen.hilevelmod.WaitSignal.getVA (
    self,
    padding )
```

Dummy method.

Raise exception when runned.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.veriloga.Cmd](#).


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.43 vagen.hilevelmod.WaitUs Class Reference

[WaitUs](#) command class.

Inheritance diagram for vagen.hilevelmod.WaitUs:



Collaboration diagram for vagen.hilevelmod.WaitUs:



Public Member Functions

- def `__init__` (self, delay)
Construtor.
- def `getDelay` (self)
Return the delay that triggers the next state.
- def `__str__` (self)
Dummy method.
- def `getVA` (self, padding)
Dummy method.

Public Attributes

- `delay`

7.43.1 Detailed Description

`WaitUs` command class.

This class of commands are responsible for wating a specific delay before allowing a test sequence to continue.

7.43.2 Constructor & Destructor Documentation

7.43.2.1 `__init__()`

```
def vagen.hilevelmod.WaitUs.__init__ (
    self,
    delay )
```

Constructor.

Parameters

<i>self</i>	The object pointer.
<i>delay</i>	Delay to be waited for.

Reimplemented from [vagen.veriloga.Cmd](#).

7.43.3 Member Function Documentation

7.43.3.1 `__str__()`

```
def vagen.hilevelmod.WaitUs.__str__ (
    self )
```

Dummy method.

Raise exception when runned.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.veriloga.Cmd](#).

7.43.3.2 `getDelay()`

```
def vagen.hilevelmod.WaitUs.getDelay (
    self )
```

Return the delay that triggers the next state.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Returns

Delay passed to the constructor.

7.43.3.3 `getVA()`

```
def vagen.hilevelmod.WaitUs.getVA (
    self,
    padding )
```

Dummy method.

Raise exception when runned.

Parameters

<i>self</i>	The object pointer.
-------------	---------------------

Reimplemented from [vagen.veriloga.Cmd](#).


The documentation for this class was generated from the following file:

- [hilevelmod.py](#)


7.44 vagen.veriloga.WhileLoop Class Reference

[WhileLoop](#) class.

Inheritance diagram for vagen.veriloga.WhileLoop:



Collaboration diagram for `vagen.veriloga.WhileLoop`:



Public Member Functions

- `def __init__ (self, cond, *cmds)`
Constructor.
- `def getCond (self)`
Return the while loop condition.

Public Attributes

- `cond`

7.44.1 Detailed Description

[WhileLoop](#) class.

7.44.2 Constructor & Destructor Documentation

7.44.2.1 __init__()

```
def vagen.veriloga.WhileLoop.__init__ (
    self,
    cond,
    * cmds )
```

Constructor.

Parameters

<i>self</i>	object pointer
<i>cond</i>	Bool class or build-in bool representing the condition that must be satisfied in order repeat the sequence of commands in the block

Parameters

<i>*cmds</i>	variable number of Cmd or CmdList to be added
--------------	---

Reimplemented from [vagen.veriloga.Block](#).

7.44.3 Member Function Documentation

7.44.3.1 getCond()

```
def vagen.veriloga.WhileLoop.getCond (
    self )
```

Return the while loop condition.

Parameters

<i>self</i>	object pointer
-------------	----------------

Returns

[Bool](#) class representing the condition that must be satisfied in order repeat the sequence of commands in the block

The documentation for this class was generated from the following file:

- [veriloga.py](#)

Chapter 8

File Documentation

8.1 hilevelmod.py File Reference

Hi level modeling.

Classes

- class [vagen.hilevelmod.Mark](#)
Mark command class.
- class [vagen.hilevelmod.Marker](#)
Marker class.
- class [vagen.hilevelmod.WaitSignal](#)
WaitSignal command class.
- class [vagen.hilevelmod.WaitUs](#)
WaitUs command class.
- class [vagen.hilevelmod.Bus](#)
Bus class.
- class [vagen.hilevelmod.Vdc](#)
Vdc class.
- class [vagen.hilevelmod.VdcBus](#)
VdcBus class.
- class [vagen.hilevelmod.Idc](#)
Idc class.
- class [vagen.hilevelmod.IdcBus](#)
IdcBus class.
- class [vagen.hilevelmod.Smu](#)
Smu class.
- class [vagen.hilevelmod.SmuBus](#)
SmuBus class.
- class [vagen.hilevelmod.DigOut](#)
DigOut class.
- class [vagen.hilevelmod.DigIn](#)
DigIn class.
- class [vagen.hilevelmod.DigInOut](#)
DigInOut class.
- class [vagen.hilevelmod.DigBusOut](#)
DigBusOut class.
- class [vagen.hilevelmod.DigBusIn](#)
DigBusIn class.

- class [vagen.hilevelmod.DigBusInOut](#)
DigBusInOut class.
- class [vagen.hilevelmod.Sw](#)
Sw class.
- class [vagen.hilevelmod.Clock](#)
Clock class.
- class [vagen.hilevelmod.HiLevelMod](#)
HiLevelMod class.

8.1.1 Detailed Description

Hi level modeling.

8.1.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

14/02/23 13:37:31

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

8.2 veriloga.py File Reference

VerilogA modeling.

Classes

- class [vagen.veriloga.Real](#)
Class of Real operators.
- class [vagen.veriloga.Bool](#)
Class of Bool operators.
- class [vagen.veriloga.Integer](#)
Class of Integer operators.
- class [vagen.veriloga.IntegerVar](#)

- Integer variable class.*
- class `vagen.veriloga.RealVar`
 - Real variable class.*
- class `vagen.veriloga.BoolVar`
 - Boolean variable class.*
- class `vagen.veriloga.Event`
 - Class of events.*
- class `vagen.veriloga.Cmd`
 - Command class.*
- class `vagen.veriloga.CmdList`
 - Command List class.*
- class `vagen.veriloga.Block`
 - Command Block Class.*
- class `vagen.veriloga.WaitAnalogEvent`
 - Wait analog event class.*
- class `vagen.veriloga.Cross`
 - Cross Class.*
- class `vagen.veriloga.Above`
 - Above Class.*
- class `vagen.veriloga.Timer`
 - Timer Class.*
- class `vagen.veriloga.InitialStep`
 - InitialStep class.*
- class `vagen.veriloga.FinalStep`
 - FinalStep class.*
- class `vagen.veriloga.RepeatLoop`
 - RepeatLoop class*
- class `vagen.veriloga.WhileLoop`
 - WhileLoop class.*
- class `vagen.veriloga.ForLoop`
 - ForLoop class.*
- class `vagen.veriloga.Cond`
 - Condition Class.*
- class `vagen.veriloga.CaseClass`
 - Condition Class.*
- class `vagen.veriloga.Electrical`
 - Class of Electrical signals.*
- class `vagen.veriloga.Branch`
 - Branch class.*
- class `vagen.veriloga.Module`
 - verilogA class*

Functions

- def `vagen.veriloga.checkType` (param, var, Type)
 - Check if the type of variable matches the Type.*
- def `vagen.veriloga.checkInstance` (param, var, Type)
 - Check if the variable is an instance of Type.*
- def `vagen.veriloga.checkNotInstance` (param, var, Type)
 - Check if the variable isn't an instance of Type.*

- def `vagen.veriloga.parseReal` (param, var)
Return a *Real* instance.
- def `vagen.veriloga.checkReal` (param, var)
Check if the var is *Real* or it can be parsed to *Real*.
- def `vagen.veriloga.parseInteger` (param, var)
Return an *Integer* instance.
- def `vagen.veriloga.checkInteger` (param, var)
Check if the variable is *Integer* or can be parsed to *Integer*.
- def `vagen.veriloga.parseBool` (param, var)
Return a *Bool* instance.
- def `vagen.veriloga.checkBool` (param, var)
Check if the variable is *Bool* or can be parsed to *Bool*.
- def `vagen.veriloga.parseNumber` (param, var)
Return a *Real*, *Integer* or *Boolean* instance.
- def `vagen.veriloga.checkNumber` (param, var)
Check if the variable is a number or can be parsed to *Bool*.
- def `vagen.veriloga.blockComment` (padding, message, align="center")
Creates a comment block.
- def `vagen.veriloga.unary` (Type, op1, operator)
unary function (local use inside *veriloga.py* only)
- def `vagen.veriloga.binary` (Type, op1, op2, operator)
binary function (local use inside *veriloga.py* only)
- def `vagen.veriloga.ternary` (test, op1, op2)
ternary function
- def `vagen.veriloga.block` (header)
Returns the pointer to a function that add commands to an analog event.
- def `vagen.veriloga.At` (event)
Returns the pointer to a function that add commands to an analog event.
- def `vagen.veriloga.unfoldSimTypes` (*simTypes)
Unfold variable number of simulation types.
- def `vagen.veriloga.analysis` (*simTypes)
Type of analysis.
- def `vagen.veriloga.acStim` (mag, phase=0, simType="ac")
ac stimulus
- def `vagen.veriloga.Repeat` (n)
Returns the pointer to a function that add commands to an Repeat block.
- def `vagen.veriloga.While` (cond)
Returns the pointer to a function that add commands to a While loop.
- def `vagen.veriloga.For` (start, cond, inc)
Returns the pointer to a function that add commands to a *ForLoop*.
- def `vagen.veriloga.If` (cond)
Returns the pointer to a function that add commands to a *Cond* Class.
- def `vagen.veriloga.Case` (test)
Returns the pointer to a function that add commands to a *Block*.
- def `vagen.veriloga.unfoldParams` (*params)
Unfold variable number of parameters.
- def `vagen.veriloga.Strobe` (msg, *params)
Strobe.
- def `vagen.veriloga.Write` (msg, *params)
Write.
- def `vagen.veriloga.Fopen` (fileName)

- Fopen.*
- def `vagen.veriloga.Fclose` (desc)
Fclose.
- def `vagen.veriloga.Fstrobe` (desc, msg, *params)
Fstrobe.
- def `vagen.veriloga.Fwrite` (desc, msg, *params)
Fwrite.
- def `vagen.veriloga.Discontinuity` (degree=0)
discontinuity
- def `vagen.veriloga.Finish` ()
finish
- def `vagen.veriloga.Error` (msg, *params)
error
- def `vagen.veriloga.Fatal` (msg, *params)
fatal
- def `vagen.veriloga.BoundStep` (step)
bond step
- def `vagen.veriloga.lastCrossing` (signal, threshold, edge='both')
last time a signal crossed a treshold
- def `vagen.veriloga.random` (seed)
random number generator
- def `vagen.veriloga.uDistInt` (seed, start, end)
Uniforme distribution random number generator.
- def `vagen.veriloga.uDistReal` (seed, start, end)
Uniforme distribution random number generator.
- def `vagen.veriloga.gaussDistInt` (seed, mean, std)
Gaussian distribution random number generator.
- def `vagen.veriloga.gaussDistReal` (seed, mean, std)
Gaussian distribution random number generator.
- def `vagen.veriloga.expDistInt` (seed, mean)
Exponential distribution random number generator.
- def `vagen.veriloga.expDistReal` (seed, mean)
Exponential distribution random number generator.
- def `vagen.veriloga.poissonDistInt` (seed, mean)
Poisson distribution random number generator.
- def `vagen.veriloga.poissonDistReal` (seed, mean)
Poisson distribution random number generator.
- def `vagen.veriloga.exp` (x)
Exponential function.
- def `vagen.veriloga.limexp` (x)
Limited Exponential function.
- def `vagen.veriloga.absDelay` (x, delay)
Absolute Delay.
- def `vagen.veriloga.transition` (x, delay=0, riseTime=1e-6, fallTime=1e-6)
transition filter
- def `vagen.veriloga.smooth` (x, delay=0, riseTime=1e-6, fallTime=1e-6)
smooth filter with hiperbolic tangend to avoid discontinuities.
- def `vagen.veriloga.slew` (x, riseSlope=10e-6, fallSlope=10e-6)
slew filter
- def `vagen.veriloga.ddt` (x)
Diferential function.

- def [vagen.veriloga.idt](#) (x, start=Real(0))
Integral function.
- def [vagen.veriloga.ceil](#) (x)
Ceil function.
- def [vagen.veriloga.floor](#) (x)
floor function
- def [vagen.veriloga.ln](#) (x)
natural log function
- def [vagen.veriloga.log](#) (x)
log function
- def [vagen.veriloga.sqrt](#) (x)
square root function
- def [vagen.veriloga.sin](#) (x)
sin function
- def [vagen.veriloga.cos](#) (x)
cos function
- def [vagen.veriloga.tan](#) (x)
tan function
- def [vagen.veriloga.asin](#) (x)
arc sin function
- def [vagen.veriloga.acos](#) (x)
arc cos function
- def [vagen.veriloga.atan](#) (x)
arc tan function
- def [vagen.veriloga.atan2](#) (x, y)
arc tanh2 function.
- def [vagen.veriloga.hypot](#) (x, y)
hypot function.
- def [vagen.veriloga.sinh](#) (x)
sinh function
- def [vagen.veriloga.cosh](#) (x)
cosh function
- def [vagen.veriloga.tanh](#) (x)
tanh function
- def [vagen.veriloga.asinh](#) (x)
arc sinh function
- def [vagen.veriloga.acosh](#) (x)
arc cosh function
- def [vagen.veriloga.atanh](#) (x)
arc tanh function

Variables

- dictionary [vagen.veriloga.opPrecedence](#)
precedence
- list [vagen.veriloga.anaTypes](#)
types of analysis
- [vagen.veriloga.temp](#) = Real("\$temperature")
Constants for tasks that represents numbers.
- [vagen.veriloga.abstime](#) = Real("\$abstime")
- [vagen.veriloga.vt](#) = Real("\$vt")

8.2.1 Detailed Description

VerilogA modeling.

8.2.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

05/02/23 22:36:08

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR other LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR other DEALINGS IN THE SOFTWARE.

8.2.3 Function Documentation

8.2.3.1 absDelay()

```
def vagen.veriloga.absDelay (
    x,
    delay )
```

Absolute Delay.

Parameters

<i>x</i>	Real, float or int input
<i>delay</i>	Real, float or int delay input

Returns

Real expressing the absolute delay function

8.2.3.2 acos()

```
def vagen.veriloga.acos (
    x )
```

arc cos function

Parameters

<i>x</i>	Real, float or int angle input
----------	--------------------------------

Returns

Real expressing the arc cos function in radians

8.2.3.3 acosh()

```
def vagen.veriloga.acosh (
    x )
```

arc cosh function

Parameters

<i>x</i>	Real, float or int angle input
----------	--------------------------------

Returns

Real expressing the arc cosh function in radians

8.2.3.4 acStim()

```
def vagen.veriloga.acStim (
    mag,
    phase = 0,
    simType = "ac" )
```

ac stimulus

Parameters

<i>mag</i>	Real class or build-in real representing the magnitude
<i>phase</i>	Real class or build-in representing the phase (default it 0)
<i>simType</i>	string representing the simulation type (default is "ac")

Returns

Real expression representing the ac stimulus command

8.2.3.5 analysis()

```
def vagen.veriloga.analysis (
    * simTypes )
```

Type of analysis.

Parameters

<i>*simTypes</i>	optional parameters representing the simulation type
------------------	--

Returns

Bool expression representing the analysis type test

8.2.3.6 asin()

```
def vagen.veriloga.asin (
    x )
```

arc sin function

Parameters

<i>x</i>	Real, float or int angle input
----------	--------------------------------

Returns

Real expressing the arc sin function in radians

8.2.3.7 asinh()

```
def vagen.veriloga.asinh (
    x )
```

arc sinh function

Parameters

<i>x</i>	Real, float or int angle input
----------	--------------------------------

Returns

Real expressing the arc sinh function in radians

8.2.3.8 At()

```
def vagen.veriloga.At (
    event )
```

Returns the pointer to a function that add commands to an analog event.

Parameters

<i>event</i>	instance of the Event class representing the analog event
--------------	---

Returns

function pointer

8.2.3.9 atan()

```
def vagen.veriloga.atan (
    x )
```

arc tan function

Parameters

<i>x</i>	Real, float or int angle input
----------	--------------------------------

Returns

Real expressing the arc tan function in radians

8.2.3.10 atan2()

```
def vagen.veriloga.atan2 (
    x,
    y )
```

arc tanh2 function.

Equivalent to atan(x/y)

Parameters

<i>x</i>	Real, float or int angle input
<i>y</i>	Real, float or int angle input

Returns

Real expressing the arc tan function in radians

8.2.3.11 atanh()

```
def vagen.veriloga.atanh (
    x )
```

arc tanh function

Parameters

<i>x</i>	Real, float or int angle input
----------	--------------------------------

Returns

Real expressing the arc tanh function in radians

8.2.3.12 binary()

```
def vagen.veriloga.binary (
    Type,
    op1,
    op2,
    operator )
```

binary function (local use inside [veriloga.py](#) only)

Parameters

<i>Type</i>	Real, Integer, or Bool
<i>op1</i>	any Bool, Real, Integer, int, float or bool that represents the expression when test is true
<i>op2</i>	any Bool, Real, Integer, int, float or bool that represents the expression when test is false
<i>operator</i>	string representing the operator

Returns

Bool, Real or Integer representing the binary operation

8.2.3.13 block()

```
def vagen.veriloga.block (
    header )
```

Returns the pointer to a function that add commands to an analog event.

Parameters

<i>header</i>	header of the block
---------------	---------------------

Returns

pointer to a function that creates a block object

8.2.3.14 blockComment()

```
def vagen.veriloga.blockComment (
    padding,
    message,
    align = "center" )
```

Creates a comment block.

Parameters

<i>message</i>	String representing the comment
<i>padding</i>	Number of tabs by which the text will be shifted left align center, left or right

Returns

The comment block.

8.2.3.15 BoundStep()

```
def vagen.veriloga.BoundStep (
    step )
```

bond step

Parameters

<i>step</i>	Real, float or int representing the step
-------------	--

Returns

Cmd representing the BondStep

8.2.3.16 Case()

```
def vagen.veriloga.Case (
    test )
```

Returns the pointer to a function that add commands to a Block.

Parameters

<i>variable</i>	under test of the case structure
-----------------	----------------------------------

Returns

pointer to a function that returns a CaseClass

8.2.3.17 ceil()

```
def vagen.veriloga.ceil (
    x )
```

Ceil function.

Parameters

<i>x</i>	Real, float or int input
----------	--------------------------

Returns

Integer expressing the ceil function

8.2.3.18 checkBool()

```
def vagen.veriloga.checkBool (
    param,
    var )
```

Check if the variable is Bool or can be parsed to Bool.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

True if it can be parsed to Bool or False otherwise.

8.2.3.19 checkInstance()

```
def vagen.veriloga.checkInstance (
    param,
    var,
    Type )
```

Check if the variable is an instance of Type.
Raise an assertion error if it doesn't.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.
<i>Type</i>	Type that the variable should match.

Returns

True if it is an instance or False otherwise.

8.2.3.20 checkInteger()

```
def vagen.veriloga.checkInteger (
```

```
    param,  
    var )
```

Check if the variable is Integer or can be parsed to Integer.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

True if it can be parsed to Integer or False otherwise.

8.2.3.21 checkNotInstance()

```
def vagen.veriloga.checkNotInstance (  
    param,  
    var,  
    Type )
```

Check if the variable isn't an instance of Type.
Raise an assertion error if it doesn't.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.
<i>Type</i>	Type that the variable should match.

Returns

False if it is an instance or True otherwise.

8.2.3.22 checkNumber()

```
def vagen.veriloga.checkNumber (  
    param,  
    var )
```

Check if the variable is a number or can be parsed to Bool.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

True if it can be parsed to number or False otherwise.

8.2.3.23 checkReal()

```
def vagen.veriloga.checkReal (  
    param,  
    var )
```

Check if the var is Real or it can be parsed to Real.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

True if it can be parsed to Real or False otherwise.

8.2.3.24 checkType()

```
def vagen.veriloga.checkType (
    param,
    var,
    Type )
```

Check if the type of variable matches the Type.
Raise an assertion error if it doesn't.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.
<i>Type</i>	Type that the variable should match.

Returns

True if it matches the type or False otherwise.

8.2.3.25 cos()

```
def vagen.veriloga.cos (
    x )
```

cos function

Parameters

<i>x</i>	Real, float or int angle in radians
----------	-------------------------------------

Returns

Real expressing the cos function

8.2.3.26 cosh()

```
def vagen.veriloga.cosh (
    x )
```

cosh function

Parameters

<i>x</i>	Real, float or int angle in radians
----------	-------------------------------------

Returns

Real expressing the cosh function

8.2.3.27 ddt()

```
def vagen.veriloga.ddt (
    x )
```

Diferential function.

Parameters

<i>x</i>	Real, float or int input
----------	--------------------------

Returns

Real expressing the diferential function

8.2.3.28 Discontinuity()

```
def vagen.veriloga.Discontinuity (
    degree = 0 )
```

discontinuity

Parameters

<i>degree</i>	Integer or int representing the degree of the derivative with discontinuity
---------------	---

Returns

Cmd representing the discontinuity

8.2.3.29 Error()

```
def vagen.veriloga.Error (
    msg,
    * params )
```

error

Parameters

<i>msg</i>	message to be printed
<i>*params</i>	variable number of parameters

Returns

Cmd representing the error

8.2.3.30 exp()

```
def vagen.veriloga.exp (
    x )
```

Exponential function.

Parameters

<i>x</i>	Real, float or int input
----------	--------------------------

Returns

Real expressing the exponential function

8.2.3.31 expDistInt()

```
def vagen.veriloga.expDistInt (
    seed,
    mean )
```

Exponential distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>mean</i>	Integer or int representing the start of the range

Returns

random Integer

8.2.3.32 expDistReal()

```
def vagen.veriloga.expDistReal (
    seed,
    mean )
```

Exponential distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>mean</i>	Real, float or int representing the start of the range

Returns

random Real

8.2.3.33 Fatal()

```
def vagen.veriloga.Fatal (
    msg,
    * params )
```

fatal

Parameters

<i>msg</i>	message to be printed
<i>*params</i>	variable number of parameters

Returns

Cmd representing the error

8.2.3.34 Fclose()

```
def vagen.veriloga.Fclose (
    desc )
```

Fclose.

Parameters

<i>desc</i>	Integer or int representing the file descriptor
-------------	---

Returns

Cmd to close the file

8.2.3.35 Finish()

```
def vagen.veriloga.Finish ( )
finish
```

Returns

Cmd representing the finish

8.2.3.36 floor()

```
def vagen.veriloga.floor (
    x )
```

floor function

Parameters

<i>x</i>	Real, float or int input
----------	--------------------------

Returns

Integer expressing the floor function

8.2.3.37 Fopen()

```
def vagen.veriloga.Fopen (
    fileName )
```

Fopen.

Parameters

<i>fileName</i>	name of the file
-----------------	------------------

Returns

Integer representing the file descriptor

8.2.3.38 For()

```
def vagen.veriloga.For (
    start,
    cond,
    inc )
```

Returns the pointer to a function that add commands to a ForLoop.

Parameters

<i>start</i>	command executed at the beggining
<i>cond</i>	condition that must be satisfied in order repeat the sequence of commands in the block
<i>inc</i>	command executed at the end of each step

Returns

pointer to a function that returns a ForLoop class

8.2.3.39 Fstrobe()

```
def vagen.veriloga.Fstrobe (
    desc,
    msg,
    * params )
```

Fstrobe.

Parameters

<i>desc</i>	Integer or int representing the file descriptor
<i>msg</i>	message to be written
<i>*params</i>	variable number of parameters

Returns

Cmd representing the Fstrobe

8.2.3.40 Fwrite()

```
def vagen.veriloga.Fwrite (
    desc,
    msg,
    * params )
```

Fwrite.

Parameters

<i>desc</i>	Integer or int representing the file descriptor
<i>msg</i>	message to be written
<i>*params</i>	variable number of parameters

Returns

Cmd representing the FWrite

8.2.3.41 gaussDistInt()

```
def vagen.veriloga.gaussDistInt (
    seed,
    mean,
    std )
```

Gaussian distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>mean</i>	Integer or int representing the start of the range
<i>std</i>	Integer or int representing the end of the range

Returns

random Integer

8.2.3.42 gaussDistReal()

```
def vagen.veriloga.gaussDistReal (
    seed,
    mean,
    std )
```

Gaussian distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>mean</i>	Real, float or int representing the start of the range
<i>std</i>	Real, float or int representing the end of the range

Returns

random Real

8.2.3.43 hypot()

```
def vagen.veriloga.hypot (
    x,
    y )
```

hypot function.

Equivalent to $\sqrt{x*x + y*y}$

Parameters

<i>x</i>	Real, float or int angle input
<i>y</i>	Real, float or int angle input

Returns

Real expressing the hypot function

8.2.3.44 idt()

```
def vagen.veriloga.idt (
    x,
    start = Real(0) )
```

Integral function.

Parameters

<i>x</i>	Real, float or int input
<i>start</i>	Real, float or int input

Returns

Real expressing the integral function

8.2.3.45 If()

```
def vagen.veriloga.If (
    cond )
```

Returns the pointer to a function that add commands to a Cond Class.

Parameters

<i>cond</i>	condition that must be satisfied in order to run the sequence of commands in the block
-------------	--

Returns

pointer to a function that returns a Cmd class

8.2.3.46 lastCrossing()

```
def vagen.veriloga.lastCrossing (
    signal,
    threshold,
    edge = 'both' )
```

last time a signal crossed a treshold

Parameters

<i>signal</i>	Real, float or int representing the signal
<i>threshold</i>	Real, float or int representing the threshold that must be crossed
<i>edge</i>	It can be one the strings "rising", "falling" or "both"

Returns

Real class representing the last crossing.

8.2.3.47 limexp()

```
def vagen.veriloga.limexp (
```

x)

Limited Exponential function.

Parameters

x	Real, float or int input
-----	--------------------------

Returns

Real expressing the limited exponential function

8.2.3.48 ln()

```
def vagen.veriloga.ln (  
     $x$  )
```

natural log function

Parameters

x	Real, float or int input
-----	--------------------------

Returns

Real expressing the natural log function

8.2.3.49 log()

```
def vagen.veriloga.log (  
     $x$  )
```

log function

Parameters

x	Real, float or int input
-----	--------------------------

Returns

Real expressing the log function

8.2.3.50 parseBool()

```
def vagen.veriloga.parseBool (  
    param,  
    var )
```

Return a Bool instance.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

Bool object.

8.2.3.51 `parseInteger()`

```
def vagen.veriloga.parseInteger (
    param,
    var )
```

Return an Integer instance.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

Integer object.

8.2.3.52 `parseNumber()`

```
def vagen.veriloga.parseNumber (
    param,
    var )
```

Return a Real, Integer or Boolean instance.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

Real, Integer or Bool instance.

8.2.3.53 `parseReal()`

```
def vagen.veriloga.parseReal (
    param,
    var )
```

Return a Real instance.

Parameters

<i>param</i>	String representing the name of the variable.
<i>var</i>	Variable.

Returns

Real object.

8.2.3.54 `poissonDistInt()`

```
def vagen.veriloga.poissonDistInt (
    seed,
    mean )
```

Poisson distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>mean</i>	Integer or int representing the start of the range

Returns

random Integer

8.2.3.55 poissonDistReal()

```
def vagen.veriloga.poissonDistReal (
    seed,
    mean )
```

Poisson distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>mean</i>	Real, float or int representing the start of the range

Returns

random Real

8.2.3.56 random()

```
def vagen.veriloga.random (
    seed )
```

random number generator

Parameters

<i>seed</i>	IntegerVar with the seed
-------------	--------------------------

Returns

random Integer

8.2.3.57 Repeat()

```
def vagen.veriloga.Repeat (
    n )
```

Returns the pointer to a function that add commands to an Repeat block.

Parameters

<i>n</i>	Integer class or int representing the number of times the sequence must be repeated
----------	---

Returns

pointer to a function that returns a RepeatLoop class

8.2.3.58 sin()

```
def vagen.veriloga.sin (  
    x )
```

sin function

Parameters

<i>x</i>	Real, float or int angle in radians
----------	-------------------------------------

Returns

Real expressing the sin function

8.2.3.59 sinh()

```
def vagen.veriloga.sinh (  
    x )
```

sinh function

Parameters

<i>x</i>	Real, float or int angle in radians
----------	-------------------------------------

Returns

Real expressing the sinh function

8.2.3.60 slew()

```
def vagen.veriloga.slew (  
    x,  
    riseSlope = 10e-6,  
    fallSlope = 10e-6 )
```

slew filter

Parameters

<i>x</i>	Real, float or int input
<i>riseSlope</i>	Real, float or int delay input
<i>fallSlope</i>	Real, float or int delay input

Returns

Real expressing the slew filter

8.2.3.61 smooth()

```
def vagen.veriloga.smooth (  
    x,  
    delay = 0,
```

```

    riseTime = 1e-6,
    fallTime = 1e-6 )

```

smooth filter with hiperbolic tangend to avoid discontinuities.
It goes from 0.0001 to 0.9999. It never fully reaches 0 or 1.

Parameters

<i>x</i>	Real, float or int input
<i>delay</i>	Real, float or int delay input. actual delay will be delay + 2.048*[rise/fall]Time
<i>riseTime</i>	delay Real, float or int rise time from 10% to 90%
<i>fallTime</i>	delay Real, float or int fall time from 10% to 90%

Returns

Real expressing the transition filter

8.2.3.62 sqrt()

```

def vagen.veriloga.sqrt (
    x )

```

square root function

Parameters

<i>x</i>	Real, float or int input
----------	--------------------------

Returns

Real expressing the square root function

8.2.3.63 Strobe()

```

def vagen.veriloga.Strobe (
    msg,
    * params )

```

Strobe.

Parameters

<i>msg</i>	message to be printed
<i>*params</i>	variable number of parameters

Returns

Cmd representing the strobe

8.2.3.64 tan()

```

def vagen.veriloga.tan (
    x )

```

tan function

Parameters

<i>x</i>	Real, float or int angle in radians
----------	-------------------------------------

Returns

Real expressing the tan function

8.2.3.65 tanh()

```
def vagen.veriloga.tanh (
    x )
```

tanh function

Parameters

<i>x</i>	Real, float or int angle in radians
----------	-------------------------------------

Returns

Real expressing the tanh function

8.2.3.66 ternary()

```
def vagen.veriloga.ternary (
    test,
    op1,
    op2 )
```

ternary function

Parameters

<i>test</i>	Bool or bool representing the test
<i>op1</i>	any Bool, Real, Integer, int, float or bool that represents the expression when test is true
<i>op2</i>	any Bool, Real, Integer, int, float or bool that represents the expression when test is false

Returns

Bool, Real or Integer representing the ternary operator

8.2.3.67 transition()

```
def vagen.veriloga.transition (
    x,
    delay = 0,
    riseTime = 1e-6,
    fallTime = 1e-6 )
```

transition filter

Parameters

<i>x</i>	Real, float or int input
<i>delay</i>	Real, float or int delay input
<i>riseTime</i>	delay Real, float or int delay input
<i>fallTime</i>	delay Real, float or int delay input

Returns

Real expressing the transition filter

8.2.3.68 uDistInt()

```
def vagen.veriloga.uDistInt (
    seed,
    start,
    end )
```

Uniforme distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>start</i>	Integer or int representing the start of the range
<i>end</i>	Integer or int representing the end of the range

Returns

random Integer

8.2.3.69 uDistReal()

```
def vagen.veriloga.uDistReal (
    seed,
    start,
    end )
```

Uniforme distribution random number generator.

Parameters

<i>seed</i>	IntegerVar with the seed
<i>start</i>	Real, float or int representing the start of the range
<i>end</i>	Real, float or int representing the end of the range

Returns

random Real

8.2.3.70 unary()

```
def vagen.veriloga.unary (
    Type,
    op1,
    operator )
```

unary function (local use inside [veriloga.py](#) only)

Parameters

<i>Type</i>	Real, Integer, or Bool
<i>op1</i>	any Bool, Real, Integer, int, float or bool that represents the expression when test is true

Returns

Bool, Real or Inteter representing the binary operationation

8.2.3.71 unfoldParams()

```
def vagen.veriloga.unfoldParams (
    * params )
```

Unfold variable number of parameters.

Parameters

<i>*params</i>	variable number of parameters
----------------	-------------------------------

Returns

string representing the parameters separeted by comma

8.2.3.72 unfoldSimTypes()

```
def vagen.veriloga.unfoldSimTypes (
    * simTypes )
```

Unfold variable number of simulation types.

Parameters

<i>list</i>	of simulation types
-------------	---------------------

Returns

string with the unfolded simulation types

8.2.3.73 While()

```
def vagen.veriloga.While (
    cond )
```

Returns the pointer to a function that add commands to a While loop.

Parameters

<i>cond</i>	Bool class or build-in bool representing the condition that must be satisfied in order repeat the sequence of commands in the block
-------------	---

Returns

pointer to a function that returns a WhileLoop class

8.2.3.74 Write()

```
def vagen.veriloga.Write (
    msg,
    * params )
```

Write.

Parameters

<i>msg</i>	message to be printed
<i>*params</i>	variable number of parameters

Returns

Cmd representing the Write

8.2.4 Variable Documentation**8.2.4.1 anaTypes**

```
list vagen.veriloga.anaTypes
```

Initial value:

```
1 = ["ac",
2     "dc",
3     "ic",
4     "tran",
5     "pac",
6     "pnoise",
7     "pss",
8     "pxf",
9     "sp",
10    "static",
11    "tdr",
12    "xf"]
```

types of analysis

8.2.4.2 opPrecedence

```
dictionary vagen.veriloga.opPrecedence
```

Initial value:

```
1 = {'unary' : {'+' : 0, '-' : 0, '!' : 0, '~' : 0},
2     'binary' : {'*' : 1, '/' : 1, '%' : 1,
3                 '+' : 2, '-' : 2,
4                 '»' : 3, '«' : 3,
5                 '<=' : 4, '>=' : 4, '>' : 4, '<' : 4,
6                 '==' : 5, '!=' : 5,
7                 '&' : 6,
8                 '^' : 7,
9                 '|' : 8,
10                '&&' : 9,
11                '||' : 10},
12    'ternary' : {'?' : 11 }}
```

precedence

8.2.4.3 temp

```
vagen.veriloga.temp = Real("$temperature")
```

Constants for tasks that represents numbers.

Index

- `__abs__`
 - `vagen.veriloga.Integer`, [81](#)
 - `vagen.veriloga.Real`, [106](#)
 - `__add__`
 - `vagen.veriloga.Integer`, [81](#)
 - `vagen.veriloga.Real`, [106](#)
 - `__and__`
 - `vagen.veriloga.Bool`, [18](#)
 - `vagen.veriloga.Integer`, [81](#)
 - `__eq__`
 - `vagen.veriloga.Bool`, [18](#)
 - `vagen.veriloga.Integer`, [82](#)
 - `vagen.veriloga.Real`, [106](#)
 - `__ge__`
 - `vagen.veriloga.Integer`, [82](#)
 - `vagen.veriloga.Real`, [107](#)
 - `__getitem__`
 - `vagen.hilevelmod.Bus`, [28](#)
 - `__gt__`
 - `vagen.veriloga.Integer`, [82](#)
 - `vagen.veriloga.Real`, [107](#)
 - `__init__`
 - `vagen.hilevelmod.Bus`, [27](#)
 - `vagen.hilevelmod.Clock`, [31](#)
 - `vagen.hilevelmod.DigBusIn`, [42](#)
 - `vagen.hilevelmod.DigBusInOut`, [44](#)
 - `vagen.hilevelmod.DigBusOut`, [46](#)
 - `vagen.hilevelmod.DigIn`, [49](#)
 - `vagen.hilevelmod.DigInOut`, [51](#)
 - `vagen.hilevelmod.DigOut`, [54](#)
 - `vagen.hilevelmod.HiLevelMod`, [67](#)
 - `vagen.hilevelmod.Idc`, [74](#)
 - `vagen.hilevelmod.IdcBus`, [76](#)
 - `vagen.hilevelmod.Mark`, [96](#)
 - `vagen.hilevelmod.Marker`, [98](#)
 - `vagen.hilevelmod.Smu`, [118](#)
 - `vagen.hilevelmod.SmuBus`, [121](#)
 - `vagen.hilevelmod.Sw`, [123](#)
 - `vagen.hilevelmod.Vdc`, [127](#)
 - `vagen.hilevelmod.VdcBus`, [129](#)
 - `vagen.hilevelmod.WaitSignal`, [133](#)
 - `vagen.hilevelmod.WaitUs`, [135](#)
 - `vagen.veriloga.Above`, [14](#)
 - `vagen.veriloga.Block`, [15](#)
 - `vagen.veriloga.Bool`, [17](#)
 - `vagen.veriloga.BoolVar`, [23](#)
 - `vagen.veriloga.Branch`, [26](#)
 - `vagen.veriloga.CaseClass`, [29](#)
 - `vagen.veriloga.Cmd`, [33](#)
 - `vagen.veriloga.CmdList`, [35](#)
 - `vagen.veriloga.Cond`, [37](#)
 - `vagen.veriloga.Cross`, [40](#)
 - `vagen.veriloga.Electrical`, [57](#)
 - `vagen.veriloga.Event`, [60](#)
 - `vagen.veriloga.FinalStep`, [62](#)
 - `vagen.veriloga.ForLoop`, [64](#)
 - `vagen.veriloga.InitialStep`, [78](#)
 - `vagen.veriloga.Integer`, [80](#)
 - `vagen.veriloga.IntegerVar`, [94](#)
 - `vagen.veriloga.Module`, [101](#)
 - `vagen.veriloga.Real`, [106](#)
 - `vagen.veriloga.RealVar`, [114](#)
 - `vagen.veriloga.RepeatLoop`, [116](#)
 - `vagen.veriloga.Timer`, [125](#)
 - `vagen.veriloga.WaitAnalogEvent`, [132](#)
 - `vagen.veriloga.WhileLoop`, [138](#)
 - `__invert__`
 - `vagen.veriloga.Bool`, [18](#)
 - `vagen.veriloga.Integer`, [83](#)
 - `__le__`
 - `vagen.veriloga.Integer`, [83](#)
 - `vagen.veriloga.Real`, [107](#)
 - `__lshift__`
 - `vagen.veriloga.Integer`, [83](#)
 - `__lt__`
 - `vagen.veriloga.Integer`, [83](#)
 - `vagen.veriloga.Real`, [108](#)
 - `__mod__`
 - `vagen.veriloga.Integer`, [85](#)
 - `__mul__`
 - `vagen.veriloga.Integer`, [85](#)
 - `vagen.veriloga.Real`, [108](#)
 - `__ne__`
 - `vagen.veriloga.Bool`, [18](#)
 - `vagen.veriloga.Integer`, [85](#)
 - `vagen.veriloga.Real`, [108](#)
 - `__neg__`
 - `vagen.veriloga.Integer`, [86](#)
 - `vagen.veriloga.Real`, [109](#)
 - `__or__`
 - `vagen.veriloga.Bool`, [20](#)
 - `vagen.veriloga.Event`, [61](#)
 - `vagen.veriloga.Integer`, [86](#)
 - `__pos__`
 - `vagen.veriloga.Integer`, [86](#)
 - `vagen.veriloga.Real`, [109](#)
 - `__pow__`
 - `vagen.veriloga.Integer`, [86](#)

- vagen.veriloga.Real, 109
- __radd__
 - vagen.veriloga.Integer, 87
 - vagen.veriloga.Real, 109
- __rand__
 - vagen.veriloga.Bool, 20
 - vagen.veriloga.Integer, 87
- __rlshift__
 - vagen.veriloga.Integer, 87
- __rmod__
 - vagen.veriloga.Integer, 88
- __rmul__
 - vagen.veriloga.Integer, 88
 - vagen.veriloga.Real, 110
- __ror__
 - vagen.veriloga.Bool, 20
 - vagen.veriloga.Integer, 88
- __rpow__
 - vagen.veriloga.Integer, 88
 - vagen.veriloga.Real, 110
- __rrshift__
 - vagen.veriloga.Integer, 89
- __rshift__
 - vagen.veriloga.Integer, 89
- __rsub__
 - vagen.veriloga.Integer, 89
 - vagen.veriloga.Real, 110
- __rtruediv__
 - vagen.veriloga.Integer, 90
 - vagen.veriloga.Real, 111
- __rxor__
 - vagen.veriloga.Bool, 21
 - vagen.veriloga.Integer, 90
- __str__
 - vagen.hilevelmod.Mark, 96
 - vagen.hilevelmod.WaitSignal, 133
 - vagen.hilevelmod.WaitUs, 136
 - vagen.veriloga.Bool, 21
 - vagen.veriloga.Cmd, 33
 - vagen.veriloga.CmdList, 35
 - vagen.veriloga.Event, 61
 - vagen.veriloga.Integer, 90
 - vagen.veriloga.Real, 111
- __sub__
 - vagen.veriloga.Integer, 90
 - vagen.veriloga.Real, 111
- __truediv__
 - vagen.veriloga.Integer, 92
 - vagen.veriloga.Real, 111
- __xor__
 - vagen.veriloga.Bool, 21
 - vagen.veriloga.Integer, 92
- absDelay
 - veriloga.py, 147
- acos
 - veriloga.py, 147
- acosh
 - veriloga.py, 148
- acStim
 - veriloga.py, 148
- addNode
 - vagen.veriloga.Module, 101
- analog
 - vagen.veriloga.Module, 102
- analysis
 - veriloga.py, 148
- anaTypes
 - veriloga.py, 169
- append
 - vagen.hilevelmod.Bus, 28
 - vagen.veriloga.CaseClass, 30
 - vagen.veriloga.CmdList, 35
 - vagen.veriloga.Cond, 38
- applyI
 - vagen.hilevelmod.Idc, 74
 - vagen.hilevelmod.IdcBus, 76
 - vagen.hilevelmod.Smu, 119
 - vagen.hilevelmod.SmuBus, 122
- applyR
 - vagen.hilevelmod.Smu, 119
 - vagen.hilevelmod.SmuBus, 122
- applyV
 - vagen.hilevelmod.Smu, 120
 - vagen.hilevelmod.SmuBus, 122
 - vagen.hilevelmod.Vdc, 127
 - vagen.hilevelmod.VdcBus, 129
- asin
 - veriloga.py, 148
- asinh
 - veriloga.py, 149
- At
 - veriloga.py, 149
- atan
 - veriloga.py, 149
- atan2
 - veriloga.py, 150
- atanh
 - veriloga.py, 150
- beginningAnalog
 - vagen.veriloga.Module, 102
- binary
 - veriloga.py, 150
- block
 - veriloga.py, 150
- blockComment
 - veriloga.py, 151
- BoundStep
 - veriloga.py, 151
- Case
 - veriloga.py, 151
- ceil
 - veriloga.py, 152
- checkBool
 - veriloga.py, 152
- checkInstance

- veriloga.py, 152
- checkInteger
 - veriloga.py, 152
- checkNotInstance
 - veriloga.py, 153
- checkNumber
 - veriloga.py, 153
- checkReal
 - veriloga.py, 153
- checkType
 - veriloga.py, 154
- clock
 - vagen.hilevelmod.HiLevelMod, 68
- cos
 - veriloga.py, 154
- cosh
 - veriloga.py, 154
- ddt
 - veriloga.py, 155
- dec
 - vagen.veriloga.IntegerVar, 94
- dig
 - vagen.hilevelmod.HiLevelMod, 68
- Discontinuity
 - veriloga.py, 155
- electrical
 - vagen.veriloga.Module, 102
- Else
 - vagen.veriloga.Cond, 38
- endAnalog
 - vagen.veriloga.Module, 102
- eq
 - vagen.veriloga.BoolVar, 23
 - vagen.veriloga.IntegerVar, 94
 - vagen.veriloga.RealVar, 115
- Error
 - veriloga.py, 155
- exp
 - veriloga.py, 155
- expDistInt
 - veriloga.py, 156
- expDistReal
 - veriloga.py, 156
- Fatal
 - veriloga.py, 156
- Fclose
 - veriloga.py, 157
- Finish
 - veriloga.py, 157
- fixName
 - vagen.veriloga.Module, 103
- flat
 - vagen.veriloga.CmdList, 35
- floor
 - veriloga.py, 157
- Fopen
 - veriloga.py, 157
- For
 - veriloga.py, 158
- Fstroke
 - veriloga.py, 158
- Fwrite
 - veriloga.py, 158
- gaussDistInt
 - veriloga.py, 159
- gaussDistReal
 - veriloga.py, 159
- getBlock
 - vagen.veriloga.Cond, 38
- getBlockList
 - vagen.veriloga.CaseClass, 30
- getCmd
 - vagen.hilevelmod.Mark, 97
- getCond
 - vagen.veriloga.Cond, 38
 - vagen.veriloga.ForLoop, 65
 - vagen.veriloga.WhileLoop, 139
- getDelay
 - vagen.hilevelmod.WaitUs, 136
- getEqs
 - vagen.hilevelmod.HiLevelMod, 69
 - vagen.hilevelmod.Marker, 98
- getEvt
 - vagen.hilevelmod.WaitSignal, 134
- getHeader
 - vagen.veriloga.Block, 16
- getInc
 - vagen.veriloga.ForLoop, 65
- getModuleName
 - vagen.veriloga.Module, 103
- getN
 - vagen.veriloga.RepeatLoop, 117
- getName
 - vagen.hilevelmod.Marker, 99
 - vagen.veriloga.Electrical, 57
- getOcn
 - vagen.hilevelmod.HiLevelMod, 69
- getPrecedence
 - vagen.veriloga.Bool, 21
 - vagen.veriloga.Integer, 92
 - vagen.veriloga.Real, 113
- getST
 - vagen.hilevelmod.DigOut, 54
- getStart
 - vagen.veriloga.ForLoop, 65
- getVA
 - vagen.hilevelmod.Mark, 97
 - vagen.hilevelmod.WaitSignal, 134
 - vagen.hilevelmod.WaitUs, 136
 - vagen.veriloga.Block, 16
 - vagen.veriloga.CaseClass, 30
 - vagen.veriloga.Cmd, 33
 - vagen.veriloga.CmdList, 36
 - vagen.veriloga.Cond, 39

- vagen.veriloga.Module, 103
- getValue
 - vagen.veriloga.Bool, 22
 - vagen.veriloga.Integer, 93
 - vagen.veriloga.Real, 113
- high
 - vagen.hilevelmod.Marker, 99
- hilevelmod.py, 141
- hiZ
 - vagen.hilevelmod.DigBusInOut, 44
 - vagen.hilevelmod.DigInOut, 52
- hypot
 - veriloga.py, 159
- iAttr
 - vagen.veriloga.Electrical, 57
- iCont
 - vagen.veriloga.Electrical, 58
- idc
 - vagen.hilevelmod.HiLevelMod, 69
- idt
 - veriloga.py, 160
- If
 - veriloga.py, 160
- iInd
 - vagen.veriloga.Electrical, 58
- inc
 - vagen.veriloga.IntegerVar, 95
- lastCrossing
 - veriloga.py, 160
- limexp
 - veriloga.py, 160
- In
 - veriloga.py, 161
- log
 - veriloga.py, 161
- low
 - vagen.hilevelmod.Marker, 99
- lowZ
 - vagen.hilevelmod.DigBusInOut, 44
 - vagen.hilevelmod.DigInOut, 52
- mark
 - vagen.hilevelmod.Marker, 99
- marker
 - vagen.hilevelmod.HiLevelMod, 70
- off
 - vagen.hilevelmod.Clock, 32
- on
 - vagen.hilevelmod.Clock, 32
- opPrecedence
 - veriloga.py, 169
- par
 - vagen.veriloga.Module, 103
- parseBool
 - veriloga.py, 161
- parseInteger
 - veriloga.py, 161
- parseNumber
 - veriloga.py, 162
- parseReal
 - veriloga.py, 162
- poissonDistInt
 - veriloga.py, 162
- poissonDistReal
 - veriloga.py, 163
- random
 - veriloga.py, 163
- read
 - vagen.hilevelmod.DigBusIn, 42
 - vagen.hilevelmod.DigIn, 49
- Repeat
 - veriloga.py, 163
- seq
 - vagen.hilevelmod.HiLevelMod, 70
- seqNested
 - vagen.hilevelmod.HiLevelMod, 70
- setCond
 - vagen.hilevelmod.Sw, 124
- setDelay
 - vagen.hilevelmod.DigBusOut, 46
 - vagen.hilevelmod.DigOut, 55
- setRiseFall
 - vagen.hilevelmod.DigBusOut, 46
 - vagen.hilevelmod.DigOut, 55
 - vagen.hilevelmod.Idc, 75
 - vagen.hilevelmod.IdcBus, 77
 - vagen.hilevelmod.Sw, 124
 - vagen.hilevelmod.Vdc, 128
 - vagen.hilevelmod.VdcBus, 130
- sin
 - veriloga.py, 164
- sinh
 - veriloga.py, 164
- slew
 - veriloga.py, 164
- smooth
 - veriloga.py, 164
- smu
 - vagen.hilevelmod.HiLevelMod, 71
- sqrt
 - veriloga.py, 165
- Strobe
 - veriloga.py, 165
- sw
 - vagen.hilevelmod.HiLevelMod, 71
- tan
 - veriloga.py, 165
- tanh
 - veriloga.py, 166
- temp
 - veriloga.py, 169

- ternary
 - veriloga.py, 166
- toggle
 - vagen.hilevelmod.DigBusOut, 47
 - vagen.hilevelmod.DigOut, 55
 - vagen.veriloga.BoolVar, 25
- transition
 - veriloga.py, 166
- uDistInt
 - veriloga.py, 167
- uDistReal
 - veriloga.py, 167
- unary
 - veriloga.py, 167
- unfoldParams
 - veriloga.py, 168
- unfoldSimTypes
 - veriloga.py, 168
- vagen, 11
- vagen.hilevelmod.Bus, 26
 - __getitem__, 28
 - __init__, 27
 - append, 28
- vagen.hilevelmod.Clock, 31
 - __init__, 31
 - off, 32
 - on, 32
- vagen.hilevelmod.DigBusIn, 40
 - __init__, 42
 - read, 42
- vagen.hilevelmod.DigBusInOut, 42
 - __init__, 44
 - hiZ, 44
 - lowZ, 44
- vagen.hilevelmod.DigBusOut, 45
 - __init__, 46
 - setDelay, 46
 - setRiseFall, 46
 - toggle, 47
 - write, 47
- vagen.hilevelmod.DigIn, 47
 - __init__, 49
 - read, 49
- vagen.hilevelmod.DigInOut, 50
 - __init__, 51
 - hiZ, 52
 - lowZ, 52
- vagen.hilevelmod.DigOut, 52
 - __init__, 54
 - getST, 54
 - setDelay, 55
 - setRiseFall, 55
 - toggle, 55
 - write, 56
- vagen.hilevelmod.HiLevelMod, 66
 - __init__, 67
 - clock, 68
 - dig, 68
 - getEqs, 69
 - getOcn, 69
 - idc, 69
 - marker, 70
 - seq, 70
 - seqNested, 70
 - smu, 71
 - sw, 71
 - var, 72
 - vdc, 72
- vagen.hilevelmod.Idc, 73
 - __init__, 74
 - applyI, 74
 - setRiseFall, 75
- vagen.hilevelmod.IdcBus, 75
 - __init__, 76
 - applyI, 76
 - setRiseFall, 77
- vagen.hilevelmod.Mark, 95
 - __init__, 96
 - __str__, 96
 - getCmd, 97
 - getVA, 97
- vagen.hilevelmod.Marker, 97
 - __init__, 98
 - getEqs, 98
 - getName, 99
 - high, 99
 - low, 99
 - mark, 99
- vagen.hilevelmod.Smu, 117
 - __init__, 118
 - applyI, 119
 - applyR, 119
 - applyV, 120
- vagen.hilevelmod.SmuBus, 120
 - __init__, 121
 - applyI, 122
 - applyR, 122
 - applyV, 122
- vagen.hilevelmod.Sw, 123
 - __init__, 123
 - setCond, 124
 - setRiseFall, 124
- vagen.hilevelmod.Vdc, 126
 - __init__, 127
 - applyV, 127
 - setRiseFall, 128
- vagen.hilevelmod.VdcBus, 128
 - __init__, 129
 - applyV, 129
 - setRiseFall, 130
- vagen.hilevelmod.WaitSignal, 132
 - __init__, 133
 - __str__, 133
 - getEvt, 134
 - getVA, 134

- vagen.hilevelmod.WaitUs, 134
 - __init__, 135
 - __str__, 136
 - getDelay, 136
 - getVA, 136
- vagen.veriloga.Above, 13
 - __init__, 14
- vagen.veriloga.Block, 14
 - __init__, 15
 - getHeader, 16
 - getVA, 16
- vagen.veriloga.Bool, 16
 - __and__, 18
 - __eq__, 18
 - __init__, 17
 - __invert__, 18
 - __ne__, 18
 - __or__, 20
 - __rand__, 20
 - __ror__, 20
 - __rxor__, 21
 - __str__, 21
 - __xor__, 21
 - getPrecedence, 21
 - getValue, 22
- vagen.veriloga.BoolVar, 22
 - __init__, 23
 - eq, 23
 - toggle, 25
- vagen.veriloga.Branch, 25
 - __init__, 26
- vagen.veriloga.CaseClass, 28
 - __init__, 29
 - append, 30
 - getBlockList, 30
 - getVA, 30
- vagen.veriloga.Cmd, 32
 - __init__, 33
 - __str__, 33
 - getVA, 33
- vagen.veriloga.CmdList, 34
 - __init__, 35
 - __str__, 35
 - append, 35
 - flat, 35
 - getVA, 36
- vagen.veriloga.Cond, 36
 - __init__, 37
 - append, 38
 - Else, 38
 - getBlock, 38
 - getCond, 38
 - getVA, 39
- vagen.veriloga.Cross, 39
 - __init__, 40
- vagen.veriloga.Electrical, 56
 - __init__, 57
 - getName, 57
 - iAttr, 57
 - iCont, 58
 - ilnd, 58
 - vAttr, 58
 - vCont, 59
 - vlnd, 59
- vagen.veriloga.Event, 60
 - __init__, 60
 - __or__, 61
 - __str__, 61
- vagen.veriloga.FinalStep, 61
 - __init__, 62
- vagen.veriloga.ForLoop, 63
 - __init__, 64
 - getCond, 65
 - getInc, 65
 - getStart, 65
- vagen.veriloga.InitialStep, 77
 - __init__, 78
- vagen.veriloga.Integer, 78
 - __abs__, 81
 - __add__, 81
 - __and__, 81
 - __eq__, 82
 - __ge__, 82
 - __gt__, 82
 - __init__, 80
 - __invert__, 83
 - __le__, 83
 - __lshift__, 83
 - __lt__, 83
 - __mod__, 85
 - __mul__, 85
 - __ne__, 85
 - __neg__, 86
 - __or__, 86
 - __pos__, 86
 - __pow__, 86
 - __radd__, 87
 - __rand__, 87
 - __rlshift__, 87
 - __rmod__, 88
 - __rmul__, 88
 - __ror__, 88
 - __rpow__, 88
 - __rrshift__, 89
 - __rshift__, 89
 - __rsub__, 89
 - __rtruediv__, 90
 - __rxor__, 90
 - __str__, 90
 - __sub__, 90
 - __truediv__, 92
 - __xor__, 92
 - getPrecedence, 92
 - getValue, 93
- vagen.veriloga.IntegerVar, 93
 - __init__, 94

- dec, [94](#)
- eq, [94](#)
- inc, [95](#)
- vagen.veriloga.Module, [100](#)
 - __init__, [101](#)
 - addNode, [101](#)
 - analog, [102](#)
 - beginningAnalog, [102](#)
 - electrical, [102](#)
 - endAnalog, [102](#)
 - fixName, [103](#)
 - getModuleName, [103](#)
 - getVA, [103](#)
 - par, [103](#)
 - var, [104](#)
- vagen.veriloga.Real, [104](#)
 - __abs__, [106](#)
 - __add__, [106](#)
 - __eq__, [106](#)
 - __ge__, [107](#)
 - __gt__, [107](#)
 - __init__, [106](#)
 - __le__, [107](#)
 - __lt__, [108](#)
 - __mul__, [108](#)
 - __ne__, [108](#)
 - __neg__, [109](#)
 - __pos__, [109](#)
 - __pow__, [109](#)
 - __radd__, [109](#)
 - __rmul__, [110](#)
 - __rpow__, [110](#)
 - __rsub__, [110](#)
 - __rtruediv__, [111](#)
 - __str__, [111](#)
 - __sub__, [111](#)
 - __truediv__, [111](#)
 - getPrecedence, [113](#)
 - getValue, [113](#)
- vagen.veriloga.RealVar, [113](#)
 - __init__, [114](#)
 - eq, [115](#)
- vagen.veriloga.RepeatLoop, [115](#)
 - __init__, [116](#)
 - getN, [117](#)
- vagen.veriloga.Timer, [124](#)
 - __init__, [125](#)
- vagen.veriloga.WaitAnalogEvent, [130](#)
 - __init__, [132](#)
- vagen.veriloga.WhileLoop, [137](#)
 - __init__, [138](#)
 - getCond, [139](#)
- var
 - vagen.hilevelmod.HiLevelMod, [72](#)
 - vagen.veriloga.Module, [104](#)
- vAttr
 - vagen.veriloga.Electrical, [58](#)
- vCont
 - vagen.veriloga.Electrical, [59](#)
- vdc
 - vagen.hilevelmod.HiLevelMod, [72](#)
- veriloga.py, [142](#)
 - absDelay, [147](#)
 - acos, [147](#)
 - acosh, [148](#)
 - acStim, [148](#)
 - analysis, [148](#)
 - anaTypes, [169](#)
 - asin, [148](#)
 - asinh, [149](#)
 - At, [149](#)
 - atan, [149](#)
 - atan2, [150](#)
 - atanh, [150](#)
 - binary, [150](#)
 - block, [150](#)
 - blockComment, [151](#)
 - BoundStep, [151](#)
 - Case, [151](#)
 - ceil, [152](#)
 - checkBool, [152](#)
 - checkInstance, [152](#)
 - checkInteger, [152](#)
 - checkNotInstance, [153](#)
 - checkNumber, [153](#)
 - checkReal, [153](#)
 - checkType, [154](#)
 - cos, [154](#)
 - cosh, [154](#)
 - ddt, [155](#)
 - Discontinuity, [155](#)
 - Error, [155](#)
 - exp, [155](#)
 - expDistInt, [156](#)
 - expDistReal, [156](#)
 - Fatal, [156](#)
 - Fclose, [157](#)
 - Finish, [157](#)
 - floor, [157](#)
 - Fopen, [157](#)
 - For, [158](#)
 - Fstroke, [158](#)
 - Fwrite, [158](#)
 - gaussDistInt, [159](#)
 - gaussDistReal, [159](#)
 - hypot, [159](#)
 - idt, [160](#)
 - If, [160](#)
 - lastCrossing, [160](#)
 - limexp, [160](#)
 - In, [161](#)
 - log, [161](#)
 - opPrecedence, [169](#)
 - parseBool, [161](#)
 - parseInteger, [161](#)
 - parseNumber, [162](#)

- parseReal, [162](#)
- poissonDistInt, [162](#)
- poissonDistReal, [163](#)
- random, [163](#)
- Repeat, [163](#)
- sin, [164](#)
- sinh, [164](#)
- slew, [164](#)
- smooth, [164](#)
- sqrt, [165](#)
- Strobe, [165](#)
- tan, [165](#)
- tanh, [166](#)
- temp, [169](#)
- ternary, [166](#)
- transition, [166](#)
- uDistInt, [167](#)
- uDistReal, [167](#)
- unary, [167](#)
- unfoldParams, [168](#)
- unfoldSimTypes, [168](#)
- While, [168](#)
- Write, [168](#)
- vInd
 - vagen.veriloga.Electrical, [59](#)
- While
 - veriloga.py, [168](#)
- Write
 - veriloga.py, [168](#)
- write
 - vagen.hilevelmod.DigBusOut, [47](#)
 - vagen.hilevelmod.DigOut, [56](#)