VAGEN: verilogA generator written in python

Generated by Doxygen 1.9.1

1 VAGEN - VerilogA generator	1
1.1 Description	1
1.2 License	1
2 Namespace Index	3
2.1 Namespace List	3
3 Hierarchical Index	5
3.1 Class Hierarchy	5
4 Class Index	7
4.1 Class List	7
5 File Index	9
5.1 File List	9
6 Namespace Documentation	11
6.1 vagen Namespace Reference	11
6.1.1 Detailed Description	11
7 Class Documentation	13
7.1 vagen.veriloga.Above Class Reference	13
7.1.1 Detailed Description	14
7.1.2 Constructor & Destructor Documentation	14
7.1.2.1init()	14
7.2 vagen.veriloga.Block Class Reference	14
7.2.1 Detailed Description	15
7.2.2 Constructor & Destructor Documentation	15
7.2.2.1init()	15
7.2.3 Member Function Documentation	16
7.2.3.1 getHeader()	16
7.2.3.2 getVA()	16
7.3 vagen.veriloga.Bool Class Reference	16
7.3.1 Detailed Description	17
7.3.2 Constructor & Destructor Documentation	17
7.3.2.1init()	17
7.3.3 Member Function Documentation	18
7.3.3.1and()	18
7.3.3.2eq()	18
7.3.3.3invert()	18
7.3.3.4ne()	18
7.3.3.5or()	20
7.3.3.6rand()	20
7.3.3.7ror()	20

7.3.3.8rxor()	21
7.3.3.9 <u>str()</u>	21
7.3.3.10xor()	21
7.3.3.11 getValue()	21
7.4 vagen.veriloga.BoolVar Class Reference	22
7.4.1 Detailed Description	23
7.4.2 Constructor & Destructor Documentation	23
7.4.2.1init()	23
7.4.3 Member Function Documentation	23
7.4.3.1 eq()	23
7.4.3.2 toggle()	23
7.5 vagen.veriloga.Branch Class Reference	24
7.5.1 Detailed Description	24
7.5.2 Constructor & Destructor Documentation	24
7.5.2.1init()	24
7.6 vagen.hilevelmod.Bus Class Reference	25
7.6.1 Detailed Description	26
7.6.2 Constructor & Destructor Documentation	26
7.6.2.1init()	26
7.6.3 Member Function Documentation	26
7.6.3.1getitem()	26
7.6.3.2 append()	26
7.7 vagen.veriloga.CaseClass Class Reference	27
7.7.1 Detailed Description	28
7.7.2 Constructor & Destructor Documentation	28
7.7.2.1init()	28
7.7.3 Member Function Documentation	28
7.7.3.1 append()	28
7.7.3.2 getBlockList()	28
7.7.3.3 getVA()	29
7.8 vagen.hilevelmod.Clock Class Reference	29
7.8.1 Detailed Description	29
7.8.2 Constructor & Destructor Documentation	29
7.8.2.1init()	30
7.8.3 Member Function Documentation	30
7.8.3.1 off()	30
7.8.3.2 on()	30
7.9 vagen.veriloga.Cmd Class Reference	30
7.9.1 Detailed Description	31
7.9.2 Constructor & Destructor Documentation	31
7.9.2.1init()	31
7.9.3 Member Function Documentation	31

7.9.3.1str()	. 32
7.9.3.2 getVA()	. 32
7.10 vagen.veriloga.CmdList Class Reference	. 32
7.10.1 Detailed Description	. 33
7.10.2 Constructor & Destructor Documentation	. 33
7.10.2.1init()	. 33
7.10.3 Member Function Documentation	. 33
7.10.3.1str()	. 34
7.10.3.2 append()	. 34
7.10.3.3 flat()	. 34
7.10.3.4 getVA()	. 34
7.11 vagen.veriloga.Cond Class Reference	. 35
7.11.1 Detailed Description	. 36
7.11.2 Constructor & Destructor Documentation	. 36
7.11.2.1init()	. 36
7.11.3 Member Function Documentation	. 36
7.11.3.1 append()	. 36
7.11.3.2 Else()	. 36
7.11.3.3 getBlock()	. 37
7.11.3.4 getCond()	. 37
7.11.3.5 getVA()	. 37
7.12 vagen.veriloga.Cross Class Reference	. 38
7.12.1 Detailed Description	. 38
7.12.2 Constructor & Destructor Documentation	. 38
7.12.2.1init()	. 39
7.13 vagen.hilevelmod.DigBusIn Class Reference	. 39
7.13.1 Detailed Description	. 40
7.13.2 Constructor & Destructor Documentation	. 40
7.13.2.1init()	. 40
7.13.3 Member Function Documentation	. 40
7.13.3.1 read()	. 41
7.14 vagen.hilevelmod.DigBusInOut Class Reference	. 41
7.14.1 Detailed Description	. 42
7.14.2 Constructor & Destructor Documentation	. 42
7.14.2.1init()	. 42
7.14.3 Member Function Documentation	. 43
7.14.3.1 hiZ()	. 43
7.14.3.2 lowZ()	. 43
7.15 vagen.hilevelmod.DigBusOut Class Reference	. 43
7.15.1 Detailed Description	. 45
7.15.2 Constructor & Destructor Documentation	. 45
7.15.2.1 <u>init</u> ()	. 45

7.15.3 Member Function Documentation	45
7.15.3.1 setDelay()	45
7.15.3.2 setRiseFall()	45
7.15.3.3 write()	46
7.16 vagen.hilevelmod.DigIn Class Reference	46
7.16.1 Detailed Description	47
7.16.2 Constructor & Destructor Documentation	47
7.16.2.1init()	47
7.16.3 Member Function Documentation	48
7.16.3.1 read()	48
7.17 vagen.hilevelmod.DigInOut Class Reference	48
7.17.1 Detailed Description	50
7.17.2 Constructor & Destructor Documentation	50
7.17.2.1init()	50
7.17.3 Member Function Documentation	50
7.17.3.1 hiZ()	50
7.17.3.2 lowZ()	51
7.18 vagen.hilevelmod.DigOut Class Reference	51
7.18.1 Detailed Description	52
7.18.2 Constructor & Destructor Documentation	52
7.18.2.1init()	52
7.18.3 Member Function Documentation	53
7.18.3.1 setDelay()	
7.18.3.2 setRiseFall()	
7.18.3.3 write()	
7.19 vagen.veriloga.Electrical Class Reference	54
7.19.1 Detailed Description	55
7.19.2 Constructor & Destructor Documentation	55
7.19.2.1init()	55
7.19.3 Member Function Documentation	55
7.19.3.1 getName()	55
7.19.3.2 iAttr()	55
7.19.3.3 iCont()	56
7.19.3.4 ilnd()	56
7.19.3.5 vAttr()	56
7.19.3.6 vCont()	57
7.19.3.7 vlnd()	57
7.20 vagen.veriloga.Event Class Reference	57
7.20.1 Detailed Description	58
7.20.2 Constructor & Destructor Documentation	58
7.20.2.1init()	58
7.20.3 Member Function Documentation	59

7.20.3.1or()	59
7.20.3.2str()	59
7.21 vagen.veriloga.FinalStep Class Reference	59
7.21.1 Detailed Description	60
7.21.2 Constructor & Destructor Documentation	60
7.21.2.1init()	60
7.22 vagen.veriloga.ForLoop Class Reference	60
7.22.1 Detailed Description	62
7.22.2 Constructor & Destructor Documentation	62
7.22.2.1init()	62
7.22.3 Member Function Documentation	62
7.22.3.1 getCond()	62
7.22.3.2 getInc()	63
7.22.3.3 getStart()	63
7.23 vagen.hilevelmod.HiLevelMod Class Reference	63
7.23.1 Detailed Description	65
7.23.2 Constructor & Destructor Documentation	65
7.23.2.1init()	65
7.23.3 Member Function Documentation	65
7.23.3.1 clock()	65
7.23.3.2 dig()	66
7.23.3.3 getEqs()	66
7.23.3.4 getOcn()	67
7.23.3.5 idc()	67
7.23.3.6 marker()	67
7.23.3.7 seq()	68
7.23.3.8 seqNested()	68
7.23.3.9 smu()	68
7.23.3.10 sw()	69
7.23.3.11 var()	69
7.23.3.12 vdc()	70
7.24 vagen.hilevelmod.ldc Class Reference	70
7.24.1 Detailed Description	71
7.24.2 Constructor & Destructor Documentation	71
7.24.2.1init()	71
7.24.3 Member Function Documentation	72
7.24.3.1 applyI()	72
7.24.3.2 setRiseFall()	72
7.25 vagen.hilevelmod.ldcBus Class Reference	72
7.25.1 Detailed Description	73
7.25.2 Constructor & Destructor Documentation	74
7.25.2.1 <u>init</u> ()	74

7.25.3 Member Function Documentation	74
7.25.3.1 applyI()	74
7.25.3.2 setRiseFall()	74
7.26 vagen.veriloga.InitialStep Class Reference	75
7.26.1 Detailed Description	75
7.26.2 Constructor & Destructor Documentation	75
7.26.2.1init()	75
7.27 vagen.veriloga.Integer Class Reference	76
7.27.1 Detailed Description	78
7.27.2 Constructor & Destructor Documentation	78
7.27.2.1init()	78
7.27.3 Member Function Documentation	78
7.27.3.1abs()	78
7.27.3.2add()	78
7.27.3.3and()	79
7.27.3.4eq()	79
7.27.3.5 <u>ge</u> ()	79
7.27.3.6gt()	79
7.27.3.7invert()	80
7.27.3.8le()	80
7.27.3.9lshift()	80
7.27.3.10lt()	81
7.27.3.11mod()	81
7.27.3.12mul()	81
7.27.3.13ne()	81
7.27.3.14neg()	82
7.27.3.15or()	82
7.27.3.16pos()	82
7.27.3.17pow()	83
7.27.3.18radd()	83
7.27.3.19rand()	83
7.27.3.20rlshift()	83
7.27.3.21rmod()	84
7.27.3.22rmul()	84
7.27.3.23ror()	84
7.27.3.24 <u>rpow()</u>	85
7.27.3.25rrshift()	85
7.27.3.26rshift()	85
7.27.3.27rsub()	85
7.27.3.28rtruediv()	86
7.27.3.29rxor()	86
7.27.3.30 <u>str</u> ()	86

7.27.3.31sub()	87
7.27.3.32truediv()	87
7.27.3.33xor()	87
7.27.3.34 getValue()	87
7.28 vagen.veriloga.IntegerVar Class Reference	88
7.28.1 Detailed Description	89
7.28.2 Constructor & Destructor Documentation	89
7.28.2.1init()	89
7.28.3 Member Function Documentation	89
7.28.3.1 dec()	89
7.28.3.2 eq()	89
7.28.3.3 inc()	90
7.29 vagen.hilevelmod.Mark Class Reference	90
7.29.1 Detailed Description	91
7.29.2 Constructor & Destructor Documentation	91
7.29.2.1init()	91
7.29.3 Member Function Documentation	91
7.29.3.1str()	91
7.29.3.2 getCmd()	91
7.29.3.3 getVA()	92
7.30 vagen.hilevelmod.Marker Class Reference	92
7.30.1 Detailed Description	93
7.30.2 Constructor & Destructor Documentation	93
7.30.2.1init()	93
7.30.3 Member Function Documentation	93
7.30.3.1 getEqs()	93
7.30.3.2 getName()	93
7.30.3.3 high()	94
7.30.3.4 low()	94
7.30.3.5 mark()	94
7.31 vagen.veriloga.Module Class Reference	95
7.31.1 Detailed Description	96
7.31.2 Constructor & Destructor Documentation	96
7.31.2.1init()	96
7.31.3 Member Function Documentation	96
7.31.3.1 addNode()	96
7.31.3.2 analog()	97
7.31.3.3 beginningAnalog()	97
7.31.3.4 electrical()	97
7.31.3.5 endAnalog()	97
7.31.3.6 fixName()	98
7.31.3.7 getModuleName()	98

7.31.3.8 getVA()	98
7.31.3.9 par()	98
7.31.3.10 var()	99
7.32 vagen.veriloga.Real Class Reference	99
7.32.1 Detailed Description	101
7.32.2 Constructor & Destructor Documentation	101
7.32.2.1init()	101
7.32.3 Member Function Documentation	101
7.32.3.1abs()	101
7.32.3.2add()	101
7.32.3.3eq()	102
7.32.3.4 <u>ge</u> ()	102
7.32.3.5 <u>gt</u> ()	102
7.32.3.6 <u>le ()</u>	102
7.32.3.7 <u>lt()</u>	103
7.32.3.8mul()	103
7.32.3.9ne()	103
7.32.3.10neg()	104
7.32.3.11pos()	104
7.32.3.12pow()	104
7.32.3.13 <u>radd</u> ()	104
7.32.3.14 <u>rmul()</u>	105
7.32.3.15 <u>rpow()</u>	105
7.32.3.16rsub()	105
7.32.3.17rtruediv()	106
7.32.3.18str()	106
7.32.3.19 <u>sub</u> ()	106
7.32.3.20truediv()	106
7.32.3.21 getValue()	108
7.33 vagen.veriloga.RealVar Class Reference	108
7.33.1 Detailed Description	109
7.33.2 Constructor & Destructor Documentation	109
7.33.2.1init()	109
7.33.3 Member Function Documentation	109
7.33.3.1 eq()	109
7.34 vagen.veriloga.RepeatLoop Class Reference	110
7.34.1 Detailed Description	111
7.34.2 Constructor & Destructor Documentation	111
7.34.2.1init()	111
7.34.3 Member Function Documentation	112
7.34.3.1 getN()	112
7.35 vagen.hilevelmod.Smu Class Reference	112

7.35.1 Detailed Description	13
7.35.2 Constructor & Destructor Documentation	13
7.35.2.1init()	13
7.35.3 Member Function Documentation	14
7.35.3.1 applyI()	14
7.35.3.2 applyR()	14
7.35.3.3 applyV()	15
7.36 vagen.hilevelmod.SmuBus Class Reference	15
7.36.1 Detailed Description	16
7.36.2 Constructor & Destructor Documentation	16
7.36.2.1init()	16
7.36.3 Member Function Documentation	17
7.36.3.1 applyI()	17
7.36.3.2 applyR()	17
7.36.3.3 applyV()	17
7.37 vagen.hilevelmod.Sw Class Reference	18
7.37.1 Detailed Description	18
7.37.2 Constructor & Destructor Documentation	18
7.37.2.1init()	18
7.37.3 Member Function Documentation	19
7.37.3.1 setCond()	19
7.37.3.2 setRiseFall()	19
7.38 vagen.veriloga.Timer Class Reference	19
7.38.1 Detailed Description	20
7.38.2 Constructor & Destructor Documentation	20
7.38.2.1init()	20
7.39 vagen.hilevelmod.Vdc Class Reference	21
7.39.1 Detailed Description	22
7.39.2 Constructor & Destructor Documentation	22
7.39.2.1init()	22
7.39.3 Member Function Documentation	22
7.39.3.1 applyV()	22
7.39.3.2 setRiseFall()	23
7.40 vagen.hilevelmod.VdcBus Class Reference	23
7.40.1 Detailed Description	24
7.40.2 Constructor & Destructor Documentation	24
7.40.2.1init()	24
7.40.3 Member Function Documentation	24
7.40.3.1 applyV()	25
7.40.3.2 setRiseFall()	25
7.41 vagen.veriloga.WaitAnalogEvent Class Reference	25
7.41.1 Detailed Description	27

7.41.2 Constructor & Destructor Documentation	127
7.41.2.1init()	127
7.42 vagen.hilevelmod.WaitSignal Class Reference	127
7.42.1 Detailed Description	128
7.42.2 Constructor & Destructor Documentation	128
7.42.2.1init()	128
7.42.3 Member Function Documentation	128
7.42.3.1str()	129
7.42.3.2 getEvnt()	129
7.42.3.3 getVA()	129
7.43 vagen.hilevelmod.WaitUs Class Reference	129
7.43.1 Detailed Description	130
7.43.2 Constructor & Destructor Documentation	130
7.43.2.1init()	131
7.43.3 Member Function Documentation	131
7.43.3.1str()	131
7.43.3.2 getDelay()	131
7.43.3.3 getVA()	
7.44 vagen.veriloga.WhileLoop Class Reference	132
7.44.1 Detailed Description	133
7.44.2 Constructor & Destructor Documentation	133
7.44.2.1init()	133
7.44.3 Member Function Documentation	134
7.44.3.1 getCond()	134
8 File Documentation	135
8.1 hilevelmod.py File Reference	135
8.1.1 Detailed Description	136
8.1.2 License	136
8.2 veriloga.py File Reference	136
8.2.1 Detailed Description	140
8.2.2 License	140
8.2.3 Function Documentation	141
8.2.3.1 absDelay()	141
8.2.3.2 acos()	141
8.2.3.3 acosh()	141
8.2.3.4 acStim()	142
8.2.3.5 analysis()	142
8.2.3.6 asin()	142
8.2.3.7 asinh()	143
8.2.3.8 At()	143
8.2.3.9 atan()	143

8.2.3.10 atan2()
8.2.3.11 atanh()
8.2.3.12 block()
8.2.3.13 blockComment()
8.2.3.14 BoundStep()
8.2.3.15 Case()
8.2.3.16 ceil()
8.2.3.17 checkBool()
8.2.3.18 checkInstance()
8.2.3.19 checkInteger()
8.2.3.20 checkNotInstance()
8.2.3.21 checkNumber()
8.2.3.22 checkReal()
8.2.3.23 checkType()
8.2.3.24 cos()
8.2.3.25 cosh()
8.2.3.26 ddt()
8.2.3.27 Discontinuity()
8.2.3.28 exp()
8.2.3.29 expDistInt()
8.2.3.30 expDistReal()
8.2.3.31 Fclose()
8.2.3.32 Finish()
8.2.3.33 floor()
8.2.3.34 Fopen()
8.2.3.35 For()
8.2.3.36 Fstrobe()
8.2.3.37 Fwrite()
8.2.3.38 gaussDistInt()
8.2.3.39 gaussDistReal()
8.2.3.40 hypot()
8.2.3.41 idt()
8.2.3.42 lf()
8.2.3.43 lastCrossing()
8.2.3.44 limexp()
8.2.3.45 ln()
8.2.3.46 log()
8.2.3.47 parseBool()
8.2.3.48 parseInteger()
8.2.3.49 parseNumber()
8.2.3.50 parseReal()
8.2.3.51 poissonDistInt()

Index

8.2.3.52	poissonDistReal()	 	 	 		 					 	155
8.2.3.53	random()	 	 	 		 					 	156
8.2.3.54	Repeat()	 	 	 		 					 	156
8.2.3.55	sin()	 	 	 		 					 	156
8.2.3.56	sinh()	 	 	 		 					 	157
8.2.3.57	slew()	 	 	 		 					 	157
8.2.3.58	sqrt()	 	 	 		 					 	157
8.2.3.59	Strobe()	 	 	 		 					 	157
8.2.3.60	tan()	 	 	 		 					 	158
8.2.3.61	tanh()	 	 	 		 					 	158
8.2.3.62	ternary()	 	 	 		 					 	158
8.2.3.63	transition()	 	 	 		 					 	159
8.2.3.64	uDistInt()	 	 	 		 					 	159
8.2.3.65	uDistReal()	 	 	 		 					 	159
8.2.3.66	unfoldParams() .	 	 	 		 					 	160
8.2.3.67	unfoldSimTypes()	 	 	 		 					 	160
8.2.3.68	While()	 	 	 		 					 	160
8.2.3.69	Write()	 	 	 		 					 	160
8.2.4 Variable D	ocumentation	 	 	 		 					 	161
8.2.4.1	anaTypes	 	 	 		 					 	161
8.2.4.21	emp	 	 	 		 					 	161

163

VAGEN - VerilogA generator

1.1 Description

vagen is a verilogA generator that can be used for transient verification and modeling of complex analog IPs. It provides a wide range of basic models with voltage sources, current sources, digital interfaces, clocks, switches, and source measure units that you can use to build your model upon.

1.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

14/02/23 13:37:31

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER

DEALINGS IN THE SOFTWARE.

Namespace Index

2.1 Namespace List

Here is a lis	it of all documented na	amespaces with b	rief descriptio	ns:		
vagen						
	VerilogA generator					- 1

4 Namespace Index

Hierarchical Index

3.1 Class Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

vagen.veriloga.Bool
vagen.veriloga.BoolVar
vagen.hilevelmod.Clock
vagen.veriloga.Cmd
vagen.hilevelmod.Mark
vagen.hilevelmod.WaitSignal
vagen.hilevelmod.WaitUs
vagen.veriloga.CaseClass
vagen.veriloga.CmdList
vagen.veriloga.Block
vagen.veriloga.ForLoop
vagen.veriloga.RepeatLoop
vagen.veriloga.WaitAnalogEvent
vagen.veriloga.WhileLoop
vagen.veriloga.Cond
vagen.veriloga.Electrical
vagen.hilevelmod.DigIn
vagen.hilevelmod.DigInOut
vagen.hilevelmod.DigOut
vagen.hilevelmod.DigInOut
vagen.hilevelmod.ldc
vagen.hilevelmod.Smu
vagen.hilevelmod.Vdc
vagen.veriloga.Branch
vagen.veriloga.Event
vagen.veriloga.Above
vagen.veriloga.Cross
vagen.veriloga.FinalStep
vagen.veriloga.InitialStep
vagen.veriloga.Timer
vagen.veriloga.Integer
vagen.veriloga.IntegerVar
list

6 Hierarchical Index

vagen.hilevelmod.Bus	2	25
vagen.hilevelmod.DigBusIn	3	39
vagen.hilevelmod.DigBusInOut		11
vagen.hilevelmod.DigBusOut	4	43
vagen.hilevelmod.DigBusInOut		11
vagen.hilevelmod.ldcBus	7	72
vagen.hilevelmod.SmuBus	11	15
vagen.hilevelmod.VdcBus	12	23
vagen.veriloga.CmdList	3	32
agen.hilevelmod.Marker	9	92
agen.veriloga.Module	9){
vagen.hilevelmod.HiLevelMod	6	33
agen.veriloga.Real	9	96
vagen.veriloga.RealVar	10	30
agen hilevelmod Sw	11	18

Class Index

4.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

8 Class Index

vagen.veriloga.Electrical	
Class of electrical signals	. 54
vagen.veriloga.Event	
Class of events	. 57
vagen.veriloga.FinalStep	
FinalStep class	59
vagen.veriloga.ForLoop	
ForLoop class	. 60
vagen.hilevelmod.HiLevelMod	
HiLevelMod class	. 63
vagen.hilevelmod.ldc	
Idc class	. 70
vagen.hilevelmod.ldcBus	,,,
IdcBus class	. 72
vagen.veriloga.InitialStep	12
InitialStep class	75
·	. 75
vagen.veriloga.Integer	70
Class of Integer operators	. 76
vagen.veriloga.IntegerVar	
Integer variable class	. 88
vagen.hilevelmod.Mark	
Mark command class	. 90
vagen.hilevelmod.Marker	
Marker class	. 92
vagen.veriloga.Module	
VerilogA class	. 95
vagen.veriloga.Real	
Class of Real operators	99
vagen.veriloga.RealVar	
Real variable class	. 108
vagen.veriloga.RepeatLoop	
RepeatLoop class	
110	
vagen.hilevelmod.Smu	
Smu class	112
vagen.hilevelmod.SmuBus	
SmuBus class	115
vagen.hilevelmod.Sw	113
Sw class	110
vagen.veriloga.Timer	110
	110
	. 119
vagen.hilevelmod.Vdc	404
Vdc class	. 121
vagen.hilevelmod.VdcBus	400
VdcBus class	123
vagen.veriloga.WaitAnalogEvent	
Wait analog event class	. 125
vagen.hilevelmod.WaitSignal	
WaitSignal command class	. 127
vagen.hilevelmod.WaitUs	
WaitUs command class	. 129
vagen.veriloga.WhileLoop	
WhileLoop class	. 132

File Index

5.1 File List

Here is a list of all documented files with brief descriptions:

hilevelmod.py																				
Hi level modeling																			1	135
veriloga.py																				
VerilogA modeling							 												- 1	136

10 File Index

Namespace Documentation

6.1 vagen Namespace Reference

VerilogA generator.

6.1.1 Detailed Description


VerilogA generator.

Class Documentation


7.1 vagen.veriloga.Above Class Reference

Above Class.

Inheritance diagram for vagen.veriloga.Above:



Collaboration diagram for vagen.veriloga.Above:



Public Member Functions

def __init__ (self, signal, threshold, *pars)
 Constructor.

Additional Inherited Members

7.1.1 Detailed Description

Above Class.

7.1.2 Constructor & Destructor Documentation

```
7.1.2.1 __init__()
```

Constructor.

Parameters

self	object pointer
signal	Real class or build-in real representing the signal
threshold	Real class or build-in real representing the threshold that must be crossed
*pars	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

· veriloga.py


7.2 vagen.veriloga.Block Class Reference

Command Block Class.

Inheritance diagram for vagen.veriloga.Block:



Collaboration diagram for vagen.veriloga.Block:



Public Member Functions

def __init__ (self, header, *cmds)
 Constructor.

def getHeader (self)

Return the header of a block command.

def getVA (self, padding)

Return the VA verilog command.

Public Attributes

header

7.2.1 Detailed Description

Command Block Class.

7.2.2 Constructor & Destructor Documentation

Parameters

self	object pointer
header	header of the command block
*cmds	variable number of Cmd or CmdList to be added

Reimplemented in vagen.veriloga.RepeatLoop, vagen.veriloga.WaitAnalogEvent, and vagen.veriloga.WhileLoop.

7.2.3 Member Function Documentation

7.2.3.1 getHeader()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Block.getHeader \ ( \\ self \ ) \end{tabular}
```

Return the header of a block command.

Parameters

self	object pointer
------	----------------

Returns

header o the block

7.2.3.2 getVA()

Return the VA verilog command.

Parameters

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.CmdList.


The documentation for this class was generated from the following file:

· veriloga.py

7.3 vagen.veriloga.Bool Class Reference

Class of Bool operators.

Inheritance diagram for vagen.veriloga.Bool:



Public Member Functions

```
• def __init__ (self, value)
      Constructor.

    def getValue (self)

      Return the operator value.
• def __and__ (self, other)
      And logic override.
• def __rand__ (self, other)
      Reverse and logic override.
• def __or__ (self, other)
      Or logic override.
• def __ror__ (self, other)
      Reverse or logic override.
• def __xor__ (self, other)
      Xor logic override.
• def __rxor__ (self, other)
      Reverse xor logic override.
def __invert__ (self)
      Inversion override.

    def __str__ (self)

      str override

    def <u>eq</u> (self, other)
```

Public Attributes

value

7.3.1 Detailed Description

Equal override.

• def __ne__ (self, other)

Not equal override.

Class of Bool operators.

7.3.2 Constructor & Destructor Documentation

Parameters

Self	The object pointer.
Value	String representing a Real expression, an Integer, a Bool, or a value that can be converted to Bool.

Reimplemented in vagen.veriloga.BoolVar.

7.3.3 Member Function Documentation

```
7.3.3.1 __and__()
```

```
def vagen.veriloga.Bool.__and__ ( self, \\ other \ )
```

And logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the and operation.

7.3.3.2 __eq__()

```
def vagen.veriloga.Bool.\_eq\_ ( self, other )
```

Equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.3.3.3 __invert__()

Inversion override.

Parameters

Self	Object pointer.

Returns

Expression representing inversion.

7.3.3.4 __ne__()

7.3 vagen.veriloga.Bool Class Re

Not equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

```
7.3.3.5 __or__()
```

Or logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the or operation.

7.3.3.6 __rand__()

Reverse and logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the and operation.

7.3.3.7 __ror__()

Reverse or logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the or operation.

7.3.3.8 __rxor__()

Reverse xor logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the exclusive or operation.

7.3.3.9 __str__()

```
def vagen.veriloga.Bool.__str__ ( self \ )
```

str override

Parameters

```
Self Object pointer.
```

Returns

String representing the expression

7.3.3.10 __xor__()

```
def vagen.veriloga.Bool.\_xor\_ ( self, \\ other )
```

Xor logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the exclusive or operation.

7.3.3.11 getValue()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Bool.getValue} & ( \\ & self \end{tabular} \label{eq:bool.getValue}
```

Return the operator value.

Parameters

Self The object pointer.	
----------------------------	--

Returns

String representing the Bool expression.


The documentation for this class was generated from the following file:

· veriloga.py


7.4 vagen.veriloga.BoolVar Class Reference

Boolean variable class.

Inheritance diagram for vagen.veriloga.BoolVar:



Collaboration diagram for vagen.veriloga.BoolVar:



Public Member Functions

• def __init__ (self, value)

Constructor.

• def toggle (self)

Toogle.

• def eq (self, value)

Atribution.

Additional Inherited Members

7.4.1 Detailed Description

Boolean variable class.

7.4.2 Constructor & Destructor Documentation

Constructor.

Parameters

self	object pointer
value	string representing the value

Reimplemented from vagen.veriloga.Bool.

7.4.3 Member Function Documentation

7.4.3.1 eq()

```
def vagen.veriloga.BoolVar.eq ( self, \\ value \ )
```

Atribution.

Parameters

self	object pointer
value	A number representing the value

Returns

Return a command representing the attribution to a variable

7.4.3.2 toggle()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.BoolVar.toggle} & ( \\ & self \end{tabular} ) \\ \begin{tabular}{ll} $\operatorname{Toogle}. \end{tabular}
```

Parameters

```
self object pointer
```

Returns

Return a command representing the state toggle


The documentation for this class was generated from the following file:

· veriloga.py


7.5 vagen.veriloga.Branch Class Reference

Branch class.

Inheritance diagram for vagen.veriloga.Branch:



Collaboration diagram for vagen.veriloga.Branch:



Public Member Functions

```
    def __init__ (self, node1, node2)
    constructor
```

Additional Inherited Members

7.5.1 Detailed Description

Branch class.

7.5.2 Constructor & Destructor Documentation

node1,
node2)

constructor

Parameters

self	The object pointer.
node1	Electrical signal representing the first node
node2	Electrical signal representing the second node


The documentation for this class was generated from the following file:

· veriloga.py


7.6 vagen.hilevelmod.Bus Class Reference

Bus class.

Inheritance diagram for vagen.hilevelmod.Bus:



Collaboration diagram for vagen.hilevelmod.Bus:



Public Member Functions

- def __init__ (self, Type, busType)
 Constructor.
- def <u>getitem</u> (self, key)
 - Slice override.
- def append (self, item)

Append override.

Public Attributes

- Type
- busType

7.6.1 Detailed Description

Bus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.6.2 Constructor & Destructor Documentation

Parameters

self	The object pointer.
Туре	Type of the bus elements
busType	Type of the bus

7.6.3 Member Function Documentation

```
7.6.3.1 __getitem__()
```

```
def vagen.hilevelmod.Bus.__getitem__ ( self, \\ key \ )
```

Slice override.

Override the slice operator, so it will be in the format [msb:lsb:step]

Parameters

self	The object pointer.
key	Key can be an slice or index

Returns

Another bus or an element.

7.6.3.2 append()

Append override.

Parameters

self	The object pointer.
item	Item to be appended to the bus


The documentation for this class was generated from the following file:

· hilevelmod.py


7.7 vagen.veriloga.CaseClass Class Reference

Condition Class.

Inheritance diagram for vagen.veriloga.CaseClass:



 $Collaboration\ diagram\ for\ vagen. verilog a. Case Class:$



Public Member Functions

def __init__ (self, test, *cmds)
 Constructor.

def getBlockList (self)

Return the list of block of commands.

• def append (self, *cmds)

Add command.

• def getVA (self, padding)

Return the VA verilog command.

Public Attributes

- test
- cmds

7.7.1 Detailed Description

Condition Class.

It is used by the function Case in order to provide the case structure

7.7.2 Constructor & Destructor Documentation

Parameters

Constructor.

self	object pointer
test	Must be Integer, Bool, or Real
*cmds	variable number of tupples containing a condition and a command

7.7.3 Member Function Documentation

7.7.3.1 append()

```
def vagen.veriloga.CaseClass.append ( self, \\ * cmds )
```

Add command.

Parameters

self	object pointer	
*cmds	variable number of tupples containing a condition and a command	

7.7.3.2 getBlockList()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.CaseClass.getBlockList \ ( \\ self \ ) \end{tabular}
```

Return the list of block of commands.

self object pointer	
---------------------	--

Returns

a list of block of commands

7.7.3.3 getVA()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.CaseClass.getVA \ ( \\ & self, \\ & padding \ ) \end{tabular}
```

Return the VA verilog command.

Parameters

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.Cmd.

The documentation for this class was generated from the following file:

· veriloga.py

7.8 vagen.hilevelmod.Clock Class Reference

Clock class.

Public Member Functions

```
    def __init__ (self, hiLevelMod, pin)
        Constructor.
    def on (self, frequency)
```

as. c.. (ss.., ...sqas...s)

Turn the clock generator on.

def off (self)

Turn the clock generator off.

Public Attributes

- clockCount
- isOn
- halfPeriod
- time
- at

Static Public Attributes

• int clockCount = 1

7.8.1 Detailed Description

Clock class.

7.8.2 Constructor & Destructor Documentation

7.8.2.1 __init__()

Constructor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
pin	DigIn or DigInOut

7.8.3 Member Function Documentation

7.8.3.1 off()

```
\label{eq:clock.off} \mbox{ def vagen.hilevelmod.Clock.off (} \\ self \mbox{ )}
```

Turn the clock generator off.

Parameters

self The object pointe	r.
------------------------	----

7.8.3.2 on()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Clock.on \ ( \\ self, \\ frequency \ ) \end{tabular}
```

Turn the clock generator on.

Parameters

self	The object pointer.
frequency	frequency of the clock generator.


The documentation for this class was generated from the following file:

• hilevelmod.py

7.9 vagen.veriloga.Cmd Class Reference

Command class.

Inheritance diagram for vagen.veriloga.Cmd:



Public Member Functions

- def __init__ (self, cmd)
 Constructor.
- def __str__ (self)

Return string representation.

• def getVA (self, padding)

Return the VA verilog command.

Public Attributes

cmd

7.9.1 Detailed Description

Command class.

7.9.2 Constructor & Destructor Documentation

7.9.2.1 __init__()

Constructor.

Parameters

self	object pointer
cmd	command to be added to the va

Reimplemented in vagen.hilevelmod.WaitSignal, vagen.hilevelmod.WaitUs, and vagen.hilevelmod.Mark.

7.9.3 Member Function Documentation

7.9.3.1 __str__()

Return string representation.

Parameters

self	object pointer
------	----------------

Returns

string representation

Reimplemented in vagen.veriloga.CmdList, vagen.hilevelmod.WaitUs, vagen.hilevelmod.WaitSignal, and vagen.hilevelmod.Mark.

7.9.3.2 getVA()

```
def vagen.veriloga.Cmd.getVA ( self, \\ padding )
```

Return the VA verilog command.

Parameters

self	object pointer
padding	padding number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented in vagen.veriloga.CaseClass, vagen.veriloga.Cond, vagen.veriloga.Block, vagen.veriloga.CmdList, vagen.hilevelmod.WaitUs, vagen.hilevelmod.WaitSignal, and vagen.hilevelmod.Mark.

The documentation for this class was generated from the following file:

· veriloga.py


7.10 vagen.veriloga.CmdList Class Reference

Command List class.

Inheritance diagram for vagen.veriloga.CmdList:



Collaboration diagram for vagen.veriloga.CmdList:



Public Member Functions

- def __init__ (self, *cmds)
 - Constructor.
- def <u>str</u> (self)

Return string representation.

• def flat (self)

Return a flat command list Fatten.

- def append (self, *cmds)
 - append override
- def getVA (self, padding)

Return the VA verilog command.

Additional Inherited Members

7.10.1 Detailed Description

Command List class.

7.10.2 Constructor & Destructor Documentation

```
7.10.2.1 __init__()
```

Constructor.

Parameters

self	object pointer
cmds	commands to be added to the va

7.10.3 Member Function Documentation

7.10.3.1 __str__()

Return string representation.

Parameters

```
self object pointer
```

Returns

string representation

Reimplemented from vagen.veriloga.Cmd.

7.10.3.2 append()

```
def vagen.veriloga.CmdList.append ( self, \\ * cmds )
```

append override

Parameters

self	object pointer
------	----------------

7.10.3.3 flat()

```
def vagen.veriloga.CmdList.flat ( self \ )
```

Return a flat command list Fatten.

Parameters

self object pointer	r
---------------------	---

Returns

flat command list. Only imediate CmdLists will be open.

7.10.3.4 getVA()

```
def vagen.veriloga.CmdList.getVA ( self, \\ padding \ )
```

Return the VA verilog command.

self	object pointer	
padding	number of tabs by which the text will be right shifted	

Returns

verilog command

Reimplemented from vagen.veriloga.Cmd.

Reimplemented in vagen.veriloga.Block.


The documentation for this class was generated from the following file:

veriloga.py


7.11 vagen.veriloga.Cond Class Reference

Condition Class.

Inheritance diagram for vagen.veriloga.Cond:



Collaboration diagram for vagen.veriloga.Cond:



Public Member Functions

def __init__ (self, cond, *cmds)

Constructor.

def getCond (self)

Return the Cond condition.

def getBlock (self, state=True)

Return the block of commands for a given state.

• def append (self, state, *cmds)

Add command.

• def Else (self, *cmds)

List of commands to be run when condition is false.

• def getVA (self, padding)

Return the VA verilog command.

Public Attributes

- · cond
- cmdDict

7.11.1 Detailed Description

Condition Class.

It is used inside the function If in order to provide an If and else structure

7.11.2 Constructor & Destructor Documentation

Parameters

self	object pointer
cond	condition that must be satisfied in order to run the sequence of commands in the block
*cmds	variable number of Cmd or CmdList to be added

7.11.3 Member Function Documentation

7.11.3.1 append()

Add command.

Parameters

self	object pointer	
state	true or false	
*cmds	variable number of Cmd or CmdList to be added	

7.11.3.2 Else()

List of commands to be run when condition is false.

Parameters

self	object pointer
*cmds	variable number of Cmd or CmdList to be added

Returns

pointer to self

7.11.3.3 getBlock()

Return the block of commands for a given state.

Parameters

self	object pointer
state	true or false

Returns

block of commands for True and False conditions

7.11.3.4 getCond()

Return the Cond condition.

Parameters

```
self object pointer
```

Returns

Bool class representing the condition that must be satisfied in order run the sequence of commands in the block

7.11.3.5 getVA()

```
def vagen.veriloga.Cond.getVA ( self, \\ padding \ )
```

Return the VA verilog command.

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.Cmd.


The documentation for this class was generated from the following file:

· veriloga.py


7.12 vagen.veriloga.Cross Class Reference

Cross Class.

Inheritance diagram for vagen.veriloga.Cross:



Collaboration diagram for vagen.veriloga.Cross:



Public Member Functions

def __init__ (self, signal, threshold, edge, *pars)
 Constructor.

Additional Inherited Members

7.12.1 Detailed Description

Cross Class.

7.12.2 Constructor & Destructor Documentation

7.12.2.1 __init__()

Constructor.

Parameters

self	object pointer
signal	Real class or build-in real representing the signal
threshold	Real class or build-in real representing the threshold that must be crossed
edge	It can be rising, falling or both
*pars	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

· veriloga.py


7.13 vagen.hilevelmod.DigBusIn Class Reference

DigBusIn class.

Inheritance diagram for vagen.hilevelmod.DigBusIn:



Collaboration diagram for vagen.hilevelmod.DigBusIn:



Public Member Functions

• def __init__ (self)

Constructor.

• def read (self, signed=False)

Read a binary from the digital input bus.

Additional Inherited Members

7.13.1 Detailed Description

DigBusIn class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.13.2 Constructor & Destructor Documentation

Reimplemented in vagen.hilevelmod.DigBusInOut.

7.13.3 Member Function Documentation

7.13.3.1 read()

Read a binary from the digital input bus.

Parameters

self	The object pointer.
signed	Read as signed if True and unsigned otherwise.

Returns

The commands to read a digital bus as binary.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.14 vagen.hilevelmod.DigBusInOut Class Reference

DigBusInOut class.

Inheritance diagram for vagen.hilevelmod.DigBusInOut:



Collaboration diagram for vagen.hilevelmod.DigBusInOut:



Public Member Functions

def __init__ (self)

Constructor.

def hiZ (self)

Set the pins at hiz in order to use the read function.

def lowZ (self)

Set the pins to low impedance in order to use the write function.

Additional Inherited Members

7.14.1 Detailed Description

DigBusInOut class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.14.2 Constructor & Destructor Documentation

Reimplemented from vagen.hilevelmod.DigBusOut.

7.14.3 Member Function Documentation

7.14.3.1 hiZ()

```
\begin{tabular}{ll} \tt def & \tt vagen.hilevelmod.DigBusInOut.hiZ & ( \\ & \tt self ) \end{tabular}
```

Set the pins at hiz in order to use the read function.

Parameters

```
self The object pointer.
```

Returns

The commands to change the inOut pin to hiZ (input).

7.14.3.2 lowZ()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.DigBusInOut.lowZ (} \\ self \mbox{)}
```

Set the pins to low impedance in order to use the write function.

Parameters

```
self The object pointer.
```

Returns

The commands to change the inOut pin to lowZ (output).


The documentation for this class was generated from the following file:

hilevelmod.py


7.15 vagen.hilevelmod.DigBusOut Class Reference

DigBusOut class.

Inheritance diagram for vagen.hilevelmod.DigBusOut:



Collaboration diagram for vagen.hilevelmod.DigBusOut:



Public Member Functions

def __init__ (self)

Constructor.

def setDelay (self, delay)

Set the delay times for all digital output pin.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times of all digital output pin.

• def write (self, value)

Write a binary to the digital output bus.

Additional Inherited Members

7.15.1 Detailed Description

DigBusOut class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.15.2 Constructor & Destructor Documentation

The object pointer.

Reimplemented in vagen.hilevelmod.DigBusInOut.

7.15.3 Member Function Documentation

7.15.3.1 setDelay()

```
def vagen.hilevelmod.DigBusOut.setDelay ( self, \\ delay \ )
```

Set the delay times for all digital output pin.

Parameters

self

self	The object pointer.
delay	Real expression holding the delay time.

Returns

The commands to change the delay times.

7.15.3.2 setRiseFall()

Set the rise and the fall times of all digital output pin.

self	The object pointer.
Rise	Real expression holding the rise time.
Fall	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.

7.15.3.3 write()

```
def vagen.hilevelmod.DigBusOut.write ( self, \\ value \ )
```

Write a binary to the digital output bus.

Parameters

self	The object pointer.
value	Integer expression representing the value to be written.

Returns

The commands to write to a digital bus.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.16 vagen.hilevelmod.DigIn Class Reference

DigIn class.

Inheritance diagram for vagen.hilevelmod.DigIn:



Collaboration diagram for vagen.hilevelmod.DigIn:



Public Member Functions

- def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
 Constructor.
- def read (self)

Read a state from the digital input.

Public Attributes

- domain
- inCap

7.16.1 Detailed Description

DigIn class.

Child of Electrical implementing aditional features in order to work as a digital input pin

7.16.2 Constructor & Destructor Documentation

7.16.2.1 __init__()

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.

Parameters

name	Name of the electrical pin.
state	Dummy parameter for consistency.
domain	Electrical pin. The voltage across the domain will be equal the voltage in the digial pins when the logical state is 1.
inCap	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
serRes	Dummy parameter for consistency.
gnd	Electrical representing the ground reference.
delay	Dummy parameter for consistency.
rise	Dummy parameter for consistency.
fall	Dummy parameter for consistency.

Reimplemented in vagen.hilevelmod.DigInOut.

7.16.3 Member Function Documentation

7.16.3.1 read()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.DigIn.read (} \\ self \mbox{)}
```

Read a state from the digital input.

Parameters

ect pointer.	self
--------------	------

Returns

The commands to read the stare of a digital pin.


The documentation for this class was generated from the following file:

• hilevelmod.py


7.17 vagen.hilevelmod.DigInOut Class Reference

DigInOut class.

Inheritance diagram for vagen.hilevelmod.DigInOut:



Collaboration diagram for vagen.hilevelmod.DigInOut:



Public Member Functions

- def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
 Construtor.
- def hiZ (self)

Set the pin at hiz in order to use the read function.

def lowZ (self)

Set the pin to low impedance in order to use the write function.

Public Attributes

- st
- serRes
- inCap
- res
- delay

- rise
- fall
- domain

7.17.1 Detailed Description

DigInOut class.

Child of Electrical implementing aditional features in order to work as a digital input/output pin

7.17.2 Constructor & Destructor Documentation

```
7.17.2.1 __init__()
```

Construtor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the electrical pin.
state	Boolean expression holding the intial state of the digital pin.
domain	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.
inCap	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
serRes	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
gnd	Electrical representing the ground reference.
delay	Real expression holding the initial delay time.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Reimplemented from vagen.hilevelmod.DigOut.

7.17.3 Member Function Documentation

7.17.3.1 hiZ()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.DigInOut.hiZ (} \\ self \mbox{)}
```

Set the pin at hiz in order to use the read function.

Parameters

self The object pointer.

Returns

The commands to change the inOut pin to hiZ (input).

7.17.3.2 lowZ()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.DigInOut.lowZ (} \\ self \mbox{)}
```

Set the pin to low impedance in order to use the write function.

Parameters

self The object pointer.

Returns

The commands to change the inOut pin to lowZ (output).


The documentation for this class was generated from the following file:

• hilevelmod.py


7.18 vagen.hilevelmod.DigOut Class Reference

DigOut class.

Inheritance diagram for vagen.hilevelmod.DigOut:



Collaboration diagram for vagen.hilevelmod.DigOut:



Public Member Functions

- def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
 Construtor.
- def setDelay (self, delay)

Set the delay times of the digital output pin.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times of the digital output pin.

• def write (self, value)

Write a state to the digital output.

Public Attributes

- st
- serRes
- delay
- rise
- fall

7.18.1 Detailed Description

DigOut class.

Child of Electrical implementing aditional features in order to work as a digital output pin.

7.18.2 Constructor & Destructor Documentation

7.18.2.1 __init__()

```
rise,
fall )
```

Construtor.

Parameters

self	The object pointer
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the electrical pin.
state	Boolean expression holding the intial state of the digital pin.
domain	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.
inCap	Dummy parameter for consistency.
serRes	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
gnd	Electrical representing the ground reference.
delay	Real expression holding the initial delay time.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Reimplemented in vagen.hilevelmod.DigInOut.

7.18.3 Member Function Documentation

7.18.3.1 setDelay()

```
def vagen.hilevelmod.DigOut.setDelay ( self, \\ delay \ )
```

Set the delay times of the digital output pin.

Parameters

self	The object pointer.
delay	Real expression holding the delay time.

Returns

The commands to change the delay.

7.18.3.2 setRiseFall()

Set the rise and the fall times of the digital output pin.

self	The object pointer.
Rise	Real expression holding the rise time.
Fall	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.

7.18.3.3 write()

```
def vagen.hilevelmod.DigOut.write ( self, value )
```

Write a state to the digital output.

Parameters

self	The object pointer.
value	Boolean expression representing the state to be written.

Returns

The commands to change the stare of a digital pin.


The documentation for this class was generated from the following file:

· hilevelmod.py

7.19 vagen.veriloga.Electrical Class Reference

Class of electrical signals.

Inheritance diagram for vagen.veriloga.Electrical:



Public Member Functions

• def __init__ (self, name)

constructor

def getName (self)

Return electrical name.

def vCont (self, value)

Return a command representing voltage contribution.

def iCont (self, value)

Return a command representing current contribution.

• def vAttr (self, value)

Return a command representing voltage attribution.

• def iAttr (self, value)

Return a command representing current attribution.

• def vlnd (self, value)

Return a command representing voltage indirect assignment (Voltage that makes value true)

• def ilnd (self, value)

Return a command representing current indirect assignment (Current that makes value true)

Public Attributes

- name
- v
- ٠i

7.19.1 Detailed Description

Class of electrical signals.

7.19.2 Constructor & Destructor Documentation

```
7.19.2.1 __init__()
```

constructor

Parameters

self	The object pointer.
name	string representing the name of the electrical signal

7.19.3 Member Function Documentation

7.19.3.1 getName()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga. Electrical.getName ( \\ $\operatorname{\it self}$ ) \\ \hline \textbf{Return electrical name.} \\ \end{tabular}
```

netarn electrical name

```
self The object pointer.
```

Returns

Parameters

string representing the name of the signal

7.19.3.2 iAttr()

```
def vagen.veriloga.
Electrical.i<br/>Attr ( self, \\ value \ )
```

Return a command representing current attribution.

Parameters

self	The object pointer.
value	Real, float or int representig the value of the attribution

Returns

a Cmd representing the current attribution

7.19.3.3 iCont()

```
def vagen.veriloga.Electrical.iCont ( self, value )
```

Return a command representing current contribution.

Parameters

self	The object pointer.
value	Real, float or int representig the value of the contribution

Returns

a Cmd representing the current contribution

7.19.3.4 iInd()

```
def vagen.veriloga.Electrical.iInd ( self, \\ value \ )
```

Return a command representing current indirect assignment (Current that makes value true)

Parameters

self	The object pointer.
value	Bool or bool condition

Returns

a Cmd representing the current indirect assigment

7.19.3.5 vAttr()

```
def vagen.veriloga.
Electrical.vAttr ( self, \\ value \ )
```

Return a command representing voltage attribution.

self	The object pointer.
value	Real, float or int representig the value of the attribution

Returns

a Cmd representing the voltage attribution

7.19.3.6 vCont()

```
def vagen.veriloga.Electrical.vCont ( self, value )
```

Return a command representing voltage contribution.

Parameters

self	The object pointer.
value	Real, float or int representig the value of the contribution

Returns

a Cmd representing the voltage contribution

7.19.3.7 vInd()

```
def vagen.veriloga.Electrical.vInd ( self, \\ value \ )
```

Return a command representing voltage indirect assignment (Voltage that makes value true)

Parameters

self	The object pointer.
value	Bool or bool condition

Returns

a Cmd representing the voltage indirect assigment


The documentation for this class was generated from the following file:

veriloga.py

7.20 vagen.veriloga.Event Class Reference

Class of events.

Inheritance diagram for vagen.veriloga.Event:



Public Member Functions

```
    def __init__ (self, value)
        Constructor.
    def __or__ (self, other)
        or logic override
    def __str__ (self)
```

string representation

Public Attributes

value

7.20.1 Detailed Description

Class of events.

7.20.2 Constructor & Destructor Documentation

7.20.2.1 __init__()

Constructor.

self	object pointer
value	string representing the event

7.20.3 Member Function Documentation

Parameters

or logic override

self	object pointer
other	pointer to another Event object

Returns

Return an Event representing the or logic between the two

Parameters

self	object pointer
other	pointer to another Event object

Returns

The string representation of the Event


The documentation for this class was generated from the following file:

· veriloga.py


7.21 vagen.veriloga.FinalStep Class Reference

FinalStep class.

Inheritance diagram for vagen.veriloga.FinalStep:



Collaboration diagram for vagen.veriloga.FinalStep:



Public Member Functions

```
    def __init__ (self, *simTypes)
    Constructor.
```

Additional Inherited Members

7.21.1 Detailed Description

FinalStep class.

7.21.2 Constructor & Destructor Documentation

Parameters

self	object pointer
*simTypes	optional parameters representing the simulation type


The documentation for this class was generated from the following file:

· veriloga.py


7.22 vagen.veriloga.ForLoop Class Reference

ForLoop class.

Inheritance diagram for vagen.veriloga.ForLoop:



Collaboration diagram for vagen.veriloga.ForLoop:



Public Member Functions

- def __init__ (self, start, cond, inc, *cmds)
 Constructor.
- def getCond (self)

Return the Forloop condition.

• def getStart (self)

Return the Forloop start.

• def getInc (self)

Return the Forloop increment.

Public Attributes

- cond
- start
- · inc

7.22.1 Detailed Description

ForLoop class.

7.22.2 Constructor & Destructor Documentation

```
7.22.2.1 __init__()
```

Constructor.

Parameters

self	object pointer
start	command executed at the beggining
cond	condition that must be satisfied in order repeat the sequence of commands in the block
inc	command executed at the end of each step
*cmds	variable number of Cmd or CmdList to be added

7.22.3 Member Function Documentation

7.22.3.1 getCond()

```
\label{eq:cond_sol} \mbox{def vagen.veriloga.} \mbox{ForLoop.getCond (} \\ self \mbox{)}
```

Return the Forloop condition.

Parameters

self object pointer	
---------------------	--

Returns

Bool class representing the condition that must be satisfied in order repeat the sequence of commands in the block

7.22.3.2 getInc()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.ForLoop.getInc} & ( \\ & self \end{tabular} \label{eq:self}
```

Return the Forloop increment.

Parameters

self object pointer

Returns

Cmd class representing the increment command run at each iteraction

7.22.3.3 getStart()

```
\label{logal} \mbox{def vagen.veriloga.} \mbox{ForLoop.getStart (} \\ self \mbox{)}
```

Return the Forloop start.

Parameters

self object pointer

Returns

Cmd class representing the initial command run by the loop


The documentation for this class was generated from the following file:

· veriloga.py


7.23 vagen.hilevelmod.HiLevelMod Class Reference

HiLevelMod class.

Inheritance diagram for vagen.hilevelmod.HiLevelMod:



Collaboration diagram for vagen.hilevelmod.HiLevelMod:



Public Member Functions

def __init__ (self, tbName, timeTol=None)

Constructor.

• def var (self, value=0, name="")

Add variable to the module.

• def marker (self, name, riseFall=100e-12)

Return a marker object.

• def dig (self, domain, name="", width=1, direction="internal", value=0, inCap=1e-14, serRes=100.0, gnd=None, delay=0, rise=1e-12, fall=1e-12)

Return a DigIn, DigOut, or DigInOut object.

def sw (self, pin1, pin2, cond=0.0, rise=1e-6, fall=1e-6)

switch

• def clock (self, pin)

Build a clock model using a digital pin.

- def smu (self, name="", width=1, direction="internal", volt=0, minCur=0, maxCur=0, res=1e12, gnd=None)
 Return a Smu object or a SmuBus object if width > 1.
- def vdc (self, name="", width=1, direction="internal", value=0, gnd=None, rise=0, fall=0)

Return a Vdc object or a VdcBus object if width > 1.

• def idc (self, name="", width=1, direction="internal", value=0, gnd=None, rise=0, fall=0)

Return a ldc object or a ldcBus object if width > 1.

def seqNested (self, cmdsln)

Sequence.

def seq (self, cond)

Sequence.

def getEqs (self)

Return the equations in a format that can be imported by the maestro view.

def getOcn (self)

Return a ocean script that add equations to the opened session of adexl.

Public Attributes

- dcCmdList
- time
- state
- runSt
- · eventId

- evntList
- pEventList
- · evntListG
- markers
- nSeq
- testSeqs
- timeArgs
- nState
- pCase
- cond

7.23.1 Detailed Description

HiLevelMod class.

Child of the module class in the veriloA module. It provides aditional methods for dealing with digital bus, current sources, voltage sources, clocks and switches

7.23.2 Constructor & Destructor Documentation

```
7.23.2.1 __init__()
```

Constructor.

Parameters

self	The object pointer.
tbName	Name of the test bench.
timeTol	Time tolerances for the timer.

7.23.3 Member Function Documentation

7.23.3.1 clock()

```
def vagen.hilevelmod.HiLevelMod.clock ( self, \\ pin \ )
```

Build a clock model using a digital pin.

self	The object pointer.
pin	DigIn or DigInOut.

Returns

a Clock class.

7.23.3.2 dig()

```
def vagen.hilevelmod.HiLevelMod.dig (
    self,
    domain,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    inCap = 1e-14,
    serRes = 100.0,
    gnd = None,
    delay = 0,
    rise = 1e-12,
    fall = 1e-12 )
```

Return a DigIn, DigOut, or DigInOut object.

A DigBusIn, DigBusOut or DigBusInOut will be returned if width > 0.

Parameters

self	The object pointer.
domain	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is
	1.
name	Name of the electrical pin.
value	Integer expression holding the intial value of the digital pin.
width	If width is greather than 1, It returns a bus.
direction	It can be internal, input, output, or inout.
inCap	Real expression holding the value of the input capacitance. This value will be set at the beggining of
	the simulation and can't be changed afterwards.
serRes	Real expression holding the value of the series resistance. This value will be set at the beggining of
	the simulation and can't be changed afterwards.
gnd	Electrical representing the ground reference.
delay	Real expression holding the delay.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Returns

DigIn, DigOut, or DigInOut object. A DigBusIn, DigBusOut or DigBusInOut will be returned if width > 0.

7.23.3.3 getEqs()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.HilevelMod.getEqs ( \\ $\operatorname{\it self}$ ) \end{tabular}
```

Return the equations in a format that can be imported by the maestro view.

object pointer.	self The
-----------------	----------

7.23.3.4 getOcn()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.HiLevelMod.getOcn ( \\ $\operatorname{\it self}$ ) \end{tabular}
```

Return a ocean script that add equations to the opened session of adexl.

Parameters

```
self The object pointer.
```

7.23.3.5 idc()

```
def vagen.hilevelmod.HiLevelMod.idc (
    self,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    gnd = None,
    rise = 0,
    fall = 0 )
```

Return a ldc object or a ldcBus object if width > 1.

Parameters

self	The object pointer.
name	Name of the voltage source.
width	If width is greather than 1, It returns a list.
direction	It can be internal, input, output, or inout.
value	Real expression holding the inital value.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Returns

Idc or IdcBus depending on the width.

7.23.3.6 marker()

Return a marker object.

self	The object pointer.
name	Name of the marker.
riseFall	Rise and fall times of the marker pin. Default is 100ps.

Returns

Marker class.

7.23.3.7 seq()

```
def vagen.hilevelmod.HiLevelMod.seq ( self, \\ cond )
```

Sequence.

Parameters

cond	condition to run the sequence.
------	--------------------------------

Returns

function that accepts variable number of commands to be added to the sequence.

7.23.3.8 seqNested()

```
def vagen.hilevelmod.HiLevelMod.seqNested ( self, \\ cmdsIn )
```

Sequence.

Do not use it! Use Seq instead.

Parameters

cmds⊷		list of commands to be processed.
	In	

Returns

The list of remaining commands to be processed.

7.23.3.9 smu()

```
def vagen.hilevelmod.HiLevelMod.smu (
    self,
    name = "",
    width = 1,
    direction = "internal",
    volt = 0,
    minCur = 0,
    maxCur = 0,
    res = 1e12,
    gnd = None )
```

Return a Smu object or a SmuBus object if width > 1.

self	The object pointer.
name	Name of the smu electrical pin.
width	If width is greather than 1, It returns a SmuBus.
direction	It can be internal, input, output, or inout.

Parameters

volt	Real expression holding the inital voltage.
minCur	Real expression holding the inital minimum current.
maxCur	Real expression holding the inital maximum current.
res	Real expression holding the resitance.

Returns

Smu or SmuBus depending on the width.

Parameters

gnd	Electrical representing the ground reference.
-----	---

7.23.3.10 sw()

switch

Parameters

self	The object pointer.
pin1	First node (Electrical)
pin2	Second node (Electrical)
cond	Initial switch conductance. Default is 0S.
rise	Rise time for changes in the conductance. Default is 1us.
fall	Fall time for changes in the conductance. Default is 1us.

Returns

a Sw class.

7.23.3.11 var()

```
def vagen.hilevelmod.HiLevelMod.var (
    self,
    value = 0,
    name = "" )
```

Add variable to the module.

Also, the intial value of the variable will be set during the static analysis and the initial step of transient. The type of the variable will be compatible with the type of the initial value.

self	The object pointer.
name	Name of the variable.
value	Initial value. Default is 0.

Returns

a variable class.

Reimplemented from vagen.veriloga.Module.

7.23.3.12 vdc()

Return a Vdc object or a VdcBus object if width > 1.

Parameters

self	The object pointer.
name	Name of the voltage source.
width	If width is greather than 1, It returns a list.
direction	It can be internal, input, output, or inout.
value	Real expression holding the inital value.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Returns

Vdc or VdcBus depending on the width.


The documentation for this class was generated from the following file:

• hilevelmod.py


7.24 vagen.hilevelmod.ldc Class Reference

ldc class.

Inheritance diagram for vagen.hilevelmod.ldc:



Collaboration diagram for vagen.hilevelmod.ldc:



Public Member Functions

- def __init__ (self, hiLevelMod, name, value, gnd, rise, fall)
 Construtor.
- def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

• def applyl (self, value)

Change the value of the current source.

Public Attributes

- cur
- · rise
- fall

7.24.1 Detailed Description

ldc class.

Child of Electrical implementing aditional features in order to work as a current source.

7.24.2 Constructor & Destructor Documentation

7.24.2.1 __init__()

Construtor.

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the current source electrical pin.

Parameters

value	Real expression holding the inital voltage.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

7.24.3 Member Function Documentation

7.24.3.1 applyI()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.Idc.applyI ( \\ $\operatorname{\it self}$, \\ $\operatorname{\it value}$ ) \end{tabular}
```

Change the value of the current source.

Parameters

self	The object pointer.
value	Teal expression holding the current.

Returns

The commands to change the current.

7.24.3.2 setRiseFall()

Set the rise and the fall times for changes in the voltage.

Parameters

self	The object pointer.
rise	Real expression holding the rise time for changes in the current.
fall	Real expression holding the fall time for changes in the current.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

• hilevelmod.py


7.25 vagen.hilevelmod.ldcBus Class Reference

IdcBus class.

Inheritance diagram for vagen.hilevelmod.ldcBus:



Collaboration diagram for vagen.hilevelmod.ldcBus:



Public Member Functions

def __init__ (self)

Constructor.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

• def applyl (self, value)

Change the value of the current source.

Additional Inherited Members

7.25.1 Detailed Description

IdcBus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.25.2 Constructor & Destructor Documentation

7.25.3 Member Function Documentation

7.25.3.1 applyl()

```
def vagen.hilevelmod.IdcBus.applyI ( self, \\ value \ )
```

Change the value of the current source.

Parameters

self	The object pointer.
value	Real expression holding the current.

Returns

The commands to change the current.

7.25.3.2 setRiseFall()

Set the rise and the fall times for changes in the voltage.

Parameters

self	The object pointer.
rise	Real expression holding the rise time for changes in the current.
fall	Real expression holding the fall time for changes in the current.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

hilevelmod.py


7.26 vagen.veriloga.InitialStep Class Reference

InitialStep class.

Inheritance diagram for vagen.veriloga.InitialStep:



Collaboration diagram for vagen.veriloga.InitialStep:



Public Member Functions

Additional Inherited Members

7.26.1 Detailed Description

InitialStep class.

7.26.2 Constructor & Destructor Documentation

Parameters

self	object pointer
*simTypes	optional parameters representing the simulation type


The documentation for this class was generated from the following file:

· veriloga.py

7.27 vagen.veriloga.Integer Class Reference

Class of Integer operators.

Inheritance diagram for vagen.veriloga.Integer:



Public Member Functions

- def __init__ (self, value)
 Constructor.
- def getValue (self)

Return the operator value.

def __add__ (self, other)

Addition override.

• def __radd__ (self, other)

Reverse addition override.

def <u>sub</u> (self, other)

Subtraction override.

• def __rsub__ (self, other)

Reverse subtraction override.

def __mul__ (self, other)

Multiplication override.

• def <u>rmul</u> (self, other)

Reverse multiplication override.

• def __truediv__ (self, other)

Division override.

• def __rtruediv__ (self, other)

Reverse division override.

def __mod__ (self, other)

module override

• def __rmod__ (self, other)

```
reverse module override
• def __pow__ (self, other)
     Pow override.
• def __rpow__ (self, other)
     Reverse pow override.
• def __rshift__ (self, other)
     right shift override.
• def __rrshift__ (self, other)
     Reverse right shift override.
• def __lshift__ (self, other)
     left shift override.
def __rlshift__ (self, other)
     Reverse left shift override.
• def and (self, other)
     Bitwise and logic.

    def __rand__ (self, other)

     Reverse bitwise and logic.
def __or__ (self, other)
     Bitwise or logic.
def __ror__ (self, other)
     Reverse bitwise or logic.
def __xor__ (self, other)
     Bitwise xor logic.
def __rxor__ (self, other)
     Reverse bitwise xor logic.
def __lt__ (self, other)
     Less than override.
def __gt__ (self, other)
     Greater than override.
def __le__ (self, other)
     Less than equal override.
• def __ge__ (self, other)
      Greater than equal override.
• def __eq_ (self, other)
     Equal override.
• def __ne__ (self, other)
     Not equal override.
• def <u>neg</u> (self)
     negation override

    def __abs__ (self)

     abs override

    def __pos__ (self)

     pos override
• def __invert__ (self)
     invert override

    def __str__ (self)

     str override
```

Public Attributes

value

7.27.1 Detailed Description

Class of Integer operators.

7.27.2 Constructor & Destructor Documentation

Constructor.

Parameters

Self	The object pointer.
Value	String representing a Real expression, an Integer, a Bool, or a value that can be converted to Integer.

Reimplemented in vagen.veriloga.IntegerVar.

7.27.3 Member Function Documentation

Parameters

self Object pointer.

Returns

expression representing absolute value.

7.27.3.2 __add__()

Addition override.

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.27.3.3 __and__()

Bitwise and logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.4 __eq__()

```
def vagen.veriloga.Integer.\_eq\_ ( self, \\ other )
```

Equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.5 __ge__()

Greater than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.6 __gt__()

```
{\tt def \ vagen.veriloga.Integer.\_\_gt} \cup (
```

```
self, other)
```

Greater than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.7 __invert__()

```
def vagen.veriloga.Integer.__invert__ ( self )
```

invert override

Parameters

self	Object pointer.
------	-----------------

Returns

expression representing bitwise not in all bits

7.27.3.8 __le__()

Less than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.9 __lshift__()

left shift override.

self	Integer to be shifted.
other	number of times the number will be shifted.

Returns

expression representing the shift.

7.27.3.10 __lt__()

Less than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.11 __mod__()

module override

Parameters

self	Dividend.
other	Quotient.

Returns

expression representing the mdule.

7.27.3.12 __mul__()

Multiplication override.

Parameters

self	Multiplicand object pointer.
other	Multiplier.

Returns

expression representing the multiplication.

7.27.3.13 __ne__()

```
def vagen.veriloga.Integer.__ne__ (
```

```
self,
other)
```

Not equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.14 __neg__()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Integer.\_neg\_} & ( \\ & self \end{tabular} ) \\ \\ & \begin{tabular}{ll} $\operatorname{negation override} \end{tabular}
```

Parameters

self Object pointer.	self	f Object pointer.
------------------------	------	-------------------

Returns

expression representing negation.

7.27.3.15 __or__()

```
def vagen.veriloga.Integer.__or__ ( self, \\ other )
```

Bitwise or logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.16 __pos__()

```
def vagen.veriloga.Integer.__pos__ ( self \ ) pos override
```

self	Object pointer.
------	-----------------

Returns

copy of the same object.

7.27.3.17 __pow__()

Pow override.

Parameters

self	Base object pointer.
other	Exponent.

Returns

expression representing the power.

7.27.3.18 __radd__()

Reverse addition override.

Parameters

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.27.3.19 __rand__()

Reverse bitwise and logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.20 __rlshift__()

```
def vagen.veriloga.Integer.__rlshift__ (
```

```
self, other)
```

Reverse left shift override.

Parameters

self	number of times the number will be shifted.
other	Integer to be shifted.

Returns

expression representing the shift.

7.27.3.21 __rmod__()

reverse module override

Parameters

self	Quotient.
other	Dividend.

Returns

expression representing the mdule.

7.27.3.22 __rmul__()

Reverse multiplication override.

Parameters

self	Multiplier object pointer.
other	Multiplicand.

Returns

expression representing the multiplication.

7.27.3.23 __ror__()

Reverse bitwise or logic.

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.24 __rpow__()

Reverse pow override.

Parameters

self	Exponent object pointer.
other	Base.

Returns

expression representing the power.

7.27.3.25 __rrshift__()

Reverse right shift override.

Parameters

self	number of times the number will be shifted.
other	Integer to be shifted.

Returns

expression representing the shift.

7.27.3.26 __rshift__()

right shift override.

Parameters

self	Integer to be shifted.
other	number of times the number will be shifted.

Returns

expression representing the shift.

7.27.3.27 __rsub__()

```
def vagen.veriloga.Integer.__rsub___ (
```

```
self, other)
```

Reverse subtraction override.

Parameters

self	Subtrahend object pointer.
other	Minuend.

Returns

expression representing the subtraction.

7.27.3.28 __rtruediv__()

Reverse division override.

Parameters

self	Quotient object pointer.
other	Dividend.

Returns

expression representing the division.

7.27.3.29 __rxor__()

Reverse bitwise xor logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.30 __str__()

```
def vagen.veriloga.Integer.__str__ ( self \ )
```

str override

self	Object pointer.

Returns

string representing the expression

7.27.3.31 __sub__()

Subtraction override.

Parameters

self	Minuend object pointer.
other	Subtrahend.

Returns

expression representing the subtraction.

7.27.3.32 __truediv__()

Division override.

Parameters

self	Dividend object pointer.
other	Quotient.

Returns

expression representing the division.

7.27.3.33 __xor__()

Bitwise xor logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.34 getValue()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Integer.getValue \ ( \\ self \ ) \end{tabular}
```

Return the operator value.

Parameters

Self The object pointer.

Returns

String representing the Bool expression.


The documentation for this class was generated from the following file:

· veriloga.py


7.28 vagen.veriloga.IntegerVar Class Reference

Integer variable class.

Inheritance diagram for vagen.veriloga.IntegerVar:



Collaboration diagram for vagen.veriloga.IntegerVar:



Public Member Functions

- def __init__ (self, value)
 Constructor.
- · def inc (self)

Increment.

• def dec (self)

Decrement.

• def eq (self, value)

Atribution.

Additional Inherited Members

7.28.1 Detailed Description

Integer variable class.

7.28.2 Constructor & Destructor Documentation

Parameters

self	object pointer
value	string representing the value

Reimplemented from vagen.veriloga.Integer.

7.28.3 Member Function Documentation

7.28.3.1 dec()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.IntegerVar.dec} & ( \\ & self \end{tabular} ) \\ \begin{tabular}{ll} $\operatorname{Decrement.} & \end{tabular}
```

Parameters

self object pointer

Returns

command representing the decrement

7.28.3.2 eq()

```
def vagen.veriloga.IntegerVar.eq ( self, \\ value \ )
```

Atribution.

self	object pointer
value	A number representing the value

Returns

Return a command representing the attribution to a variable

7.28.3.3 inc()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.IntegerVar.inc \ ( \\ & self \ ) \\ . \end{tabular}
```

Increment.

Parameters

self object pointer

Returns

command representing the increment


The documentation for this class was generated from the following file:

· veriloga.py


7.29 vagen.hilevelmod.Mark Class Reference

Mark command class.

Inheritance diagram for vagen.hilevelmod.Mark:



Collaboration diagram for vagen.hilevelmod.Mark:



Public Member Functions

```
• def __init__ (self, cmd)

Construtor.
```

• def getCmd (self)

Return the command.

def <u>str</u> (self)

Dummy method.

def getVA (self, padding)

Dummy method.

Public Attributes

cmd

7.29.1 Detailed Description

Mark command class.

This class of commands are responsible for storing the command thar marks an specific event

7.29.2 Constructor & Destructor Documentation

```
7.29.2.1 __init__()
```

Construtor.

Parameters

self	The object pointer.
cmd	Command to be added to the marker.

Reimplemented from vagen.veriloga.Cmd.

7.29.3 Member Function Documentation

```
7.29.3.1 __str__()
```

Dummy method.

Raise exception when runned.

Parameters

self	The object pointer.
------	---------------------

Reimplemented from vagen.veriloga.Cmd.

7.29.3.2 getCmd()

```
{\tt def \ vagen.hilevelmod.Mark.getCmd} \ (
```

```
self )
```

Return the command.

Parameters

```
self The object pointer.
```

Returns

Command passed to the constructor.

7.29.3.3 getVA()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Mark.getVA \ ( \\ self, \\ padding \ ) \end{tabular}
```

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

The documentation for this class was generated from the following file:

· hilevelmod.py

7.30 vagen.hilevelmod.Marker Class Reference

Marker class.

Public Member Functions

• def __init__ (self, hiLevelMod, name, riseFall)

Construtor.

· def getName (self)

Return the name of the Marker.

• def mark (self, name)

Mark a particular event by flipping the internal variable.

· def low (self)

Force the internal variable low.

def high (self)

Force the internal variable high.

def getEqs (self)

Return a dictionay with the cadence equations for the marker

Public Attributes

- name
- markList
- markerPin
- markSt

7.30.1 Detailed Description

Marker class.

Responsible for flipping the state of one variable to mark events and generates cadence equations that calculate the time of the events

7.30.2 Constructor & Destructor Documentation

Construtor.

Parameters

self	The object pointer.	
hiLeveMod	Hi level model in which the analog command will be added	
name	Name of the marker.	
riseFall	Rise and fall times of the marker pin.	

7.30.3 Member Function Documentation

7.30.3.1 getEqs()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Marker.getEqs \ ( \\ self \ ) \end{tabular}
```

Return a dictionay with the cadence equations for the marker

Parameters

```
self The object pointer.
```

Returns

The dictionary with the cadence equations.

7.30.3.2 getName()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.Marker.getName ( \\ $\operatorname{\it self}$) \end{tabular}
```

Return the name of the Marker.

Parameters

self The object pointer.

Returns

Name of the Marker.

7.30.3.3 high()

Force the internal variable high.

You shouldn't use because it will break the synchronism between the cadence equations and the events. It was implemented for usage in specific power down conditions only.

Parameters

self	The object pointer.
------	---------------------

Returns

The Mark command.

7.30.3.4 low()

Force the internal variable low.

You shouldn't use because it will break the synchronism between the cadence equations and the events. It was implemented for usage in specific power down conditions only.

Parameters

```
self The object pointer.
```

Returns

The Mark command.

7.30.3.5 mark()

Mark a particular event by flipping the internal variable.

self	The object pointer.
name	Name of the event.

Returns

The Mark command.


The documentation for this class was generated from the following file:

· hilevelmod.py

7.31 vagen.veriloga.Module Class Reference

verilogA class

Inheritance diagram for vagen.veriloga.Module:



Public Member Functions

• def __init__ (self, moduleName)

constructor

· def getModuleName (self)

return module name

def fixName (self, name)

If name is an empty string, get the next name available in the namespace.

• def var (self, vType=Integer, name="")

Add variable to the module.

• def par (self, value, name)

Add parameter to the module.

def analog (self, *args)

Add commands to the analog block.

def beginningAnalog (self, *args)

Add commands to beginning of the analog block.

def endAnalog (self, *args)

Add commands to the end of the analog block.

• def addNode (self, name, width, direction)

Add node.

• def electrical (self, name="", width=1, direction="internal")

Return electrical class.

def getVA (self)

Return the VA verilog code.

Public Attributes

- moduleName
- nameCount
- nameSpace
- · nodes
- · ports
- · parameters
- variables
- cmds
- endCmds
- beginningCmds

7.31.1 Detailed Description

verilogA class

7.31.2 Constructor & Destructor Documentation

constructor Parameters

self	The object pointer.
node1	Electrical signal representing the first node
moduleName	name of the module (the first word after module in the va)

7.31.3 Member Function Documentation

7.31.3.1 addNode()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.Module.addNode ( \\ $\operatorname{\it self}$, \\ $\operatorname{\it name}$, \\ $\operatorname{\it width}$, \\ $\operatorname{\it direction}$) \\ \end{tabular}
```

Add node.

Parameters

self	The object pointer.	
name	string representing the name of the electrical signal	
width	idth int representing the width of the electrical signal	
direction	direction of the signal. It can be on the strings "internal", "input", "output", or "inout"	

Returns

string with the name of the node

7.31.3.2 analog()

```
def vagen.veriloga.Module.analog ( self, \\ * args \; )
```

Add commands to the analog block.

Parameters

self	The object pointer.
*args	variable number of Cmd or CmdList to be added

7.31.3.3 beginningAnalog()

Add commands to beginning of the analog block.

Parameters

self	The object pointer.
*args	variable number of Cmd or CmdList to be added

7.31.3.4 electrical()

Return electrical class.

Parameters

self	The object pointer.
name	string representing the name of the electrical signal
width	int representing the width of the electrical signal
direction	direction of the signal. It can be on the strings "internal", "input", "output", or "inout"

Returns

list of electrical classes or an electrical class depending on the width

7.31.3.5 endAnalog()

```
def vagen.veriloga.Module.endAnalog ( self, \\ * args \ )
```

Add commands to the end of the analog block.

Parameters

self	The object pointer.
*args	variable number of Cmd or CmdList to be added

7.31.3.6 fixName()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.Module.fixName ( \\ $\operatorname{\it self}$, \\ $\operatorname{\it name}$ ) \end{tabular}
```

If name is an empty string, get the next name available in the namespace.

If name isn't empty, check if the name is available in the verilogA namespace and raise an exception if it doesn't

Parameters

self	The object pointer.
name	string to be checked

Returns

string representing a valid name in the verilogA namespace

7.31.3.7 getModuleName()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Module.getModuleName} & $\operatorname{self}$ ) \\ \\ $\operatorname{return}$ & $\operatorname{module name}$ \\ \end{tabular}
```

Parameters

self	The object pointer
------	--------------------

Returns

string representing the name of the module

7.31.3.8 getVA()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Module.getVA \ ( \\ self \ ) \end{tabular}
```

Return the VA verilog code.

Parameters

self	The object pointer.

Returns

string with the verilogA code

7.31.3.9 par()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Module.par} & ( \\ & self, \end{tabular}
```

```
value,
name)
```

Add parameter to the module.

Parameters

self	The object pointer.
value	Initial value. It can be Real, Integer, int or float.
name	string representing the name of the parameter in the verilogA

Returns

RealVar or RealVar depending on the initial value

7.31.3.10 var()

Add variable to the module.

Parameters

self	The object pointer.
vType	it can be Integer Bool or Real
name	string representing the name of the variable in the verilogA

Returns

RealVar, IntegerVar or BoolVar depending on the vType

Reimplemented in vagen.hilevelmod.HiLevelMod.


The documentation for this class was generated from the following file:

veriloga.py

7.32 vagen.veriloga.Real Class Reference

Class of Real operators.

Inheritance diagram for vagen.veriloga.Real:



Public Member Functions

```
• def __init__ (self, value)
      Constructor.
• def getValue (self)
      Return the operator value.
def __add__ (self, other)
      Addition override.
• def __sub__ (self, other)
      Subtraction override.
def __mul__ (self, other)
      Multiplication override.
• def __truediv__ (self, other)
      Division override.
• def __pow__ (self, other)
      Pow override.
• def __gt__ (self, other)
      Greater than override.
def __lt__ (self, other)
      Less than override.
def __le__ (self, other)
      Less than equal override.

 def <u>ge</u> (self, other)

      Greater than equal override.

 def __eq_ (self, other)

      Equal override.
def ___ne__ (self, other)
      Not equal override.

    def __radd__ (self, other)

      Reverse addition override.
• def __rsub__ (self, other)
      Reverse subtraction override.
• def __rmul__ (self, other)
      Reverse multiplication override.
• def __rtruediv__ (self, other)
      Reverse division override.
• def __rpow__ (self, other)
      Pow override.
• def __neg__ (self)
      negation override

    def __pos__ (self)

      pos override
• def __abs__ (self)
      abs override

    def <u>__str__</u> (self)

      str override
```

Public Attributes

value

7.32.1 Detailed Description

Class of Real operators.

7.32.2 Constructor & Destructor Documentation

```
7.32.2.1 __init__()
```

Constructor.

Parameters

self	The object pointer.
value	String representing a Real expression, an Integer, a Bool, or a value that can be converted to Real.

Reimplemented in vagen.veriloga.RealVar.

7.32.3 Member Function Documentation

7.32.3.1 __abs__()

```
\label{eq:continuous_loss} \begin{array}{c} \text{def vagen.veriloga.Real.} \underline{\quad} \text{abs}\underline{\quad} \text{ (} \\ self \text{ )} \end{array}
```

abs override

Parameters

```
self Object pointer.
```

Returns

expression representing absolute value.

7.32.3.2 __add__()

Addition override.

Parameters

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.32.3.3 __eq__()

```
def vagen.veriloga.Real._{\rm eq} ( self, other\ )
```

Equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.4 __ge__()

Greater than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.5 __gt__()

Greater than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.6 __le__()

```
def vagen.veriloga.Real.__le__ (
```

```
self,
other )
```

Less than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.7 __lt__()

Less than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.8 __mul__()

```
def vagen.veriloga.Real.\_mul\_ ( self, other )
```

Multiplication override.

Parameters

self	Multiplicand object pointer.
other	Multiplier.

Returns

expression representing the multiplication.

7.32.3.9 __ne__()

Not equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Generated by Doxygen

Returns

expression representing the comparison.

7.32.3.10 __neg__()

negation override

Parameters

```
self Object pointer.
```

Returns

expression representing negation.

7.32.3.11 __pos__()

```
def vagen.veriloga.Real._{pos}_{} ( self \ )
```

pos override

Parameters

```
self Object pointer.
```

Returns

copy of the same object.

7.32.3.12 __pow__()

Pow override.

Parameters

self	Base object pointer.
other	Exponent.

Returns

expression representing the power.

7.32.3.13 __radd__()

Reverse addition override.

Parameters

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.32.3.14 __rmul__()

Reverse multiplication override.

Parameters

self	Multiplier object pointer.
other	Multiplicand.

Returns

expression representing the multiplication.

7.32.3.15 __rpow__()

Pow override.

Parameters

self	Exponent object pointer.
other	Base.

Returns

expression representing the power.

7.32.3.16 __rsub__()

Reverse subtraction override.

Parameters

self	Subtrahend object pointer.
other	Minuend.

Returns

expression representing the subtraction.

7.32.3.17 __rtruediv__()

Reverse division override.

Parameters

self	Quotient object pointer.
other	Dividend.

Returns

expression representing the division.

7.32.3.18 __str__()

```
def vagen.veriloga.Real.__str__ ( self \ )
```

str override

Parameters

```
self Object pointer.
```

Returns

string representing the expression

7.32.3.19 <u>__sub__()</u>

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.Real.\_sub\_ ( \\ & self, \\ & other \end{tabular}
```

Subtraction override.

Parameters

self	Minuend object pointer.	
other	Subtrahend.	

Returns

expression representing the subtraction.

7.32.3.20 __truediv__()

Division override.

Parameters

self	Dividend object pointer.	
other	Quotient.	

Returns

expression representing the division.

7.32.3.21 getValue()

```
\begin{tabular}{ll} \tt def vagen.veriloga.Real.getValue ( \\ self ) \end{tabular}
```

Return the operator value.

Parameters

Returns

String representing the Real expression.


The documentation for this class was generated from the following file:

veriloga.py


7.33 vagen.veriloga.RealVar Class Reference

Real variable class.

Inheritance diagram for vagen.veriloga.RealVar:



Collaboration diagram for vagen.veriloga.RealVar:



Public Member Functions

```
• def __init__ (self, value)
```

Constructor.

• def eq (self, value)

Atribution.

Additional Inherited Members

7.33.1 Detailed Description

Real variable class.

7.33.2 Constructor & Destructor Documentation

```
7.33.2.1 __init__()
```

```
def vagen.veriloga.RealVar.__init__ ( self, \\ value )
```

Constructor.

Parameters

self	object pointer
value	string representing the value

Reimplemented from vagen.veriloga.Real.

7.33.3 Member Function Documentation

7.33.3.1 eq()

```
def vagen.veriloga.RealVar.eq ( self, \\ value \ )
```

Atribution.

Parameters

self	object pointer
value	A number representing the value

Returns

Return a command representing the attribution to a variable


The documentation for this class was generated from the following file:

veriloga.py


7.34 vagen.veriloga.RepeatLoop Class Reference

RepeatLoop class

Inheritance diagram for vagen.veriloga.RepeatLoop:



Collaboration diagram for vagen.veriloga.RepeatLoop:



Public Member Functions

def __init__ (self, n, *cmds)
 Constructor.

• def getN (self)

Return the repeat count.

Public Attributes

• n

7.34.1 Detailed Description

RepeatLoop class

7.34.2 Constructor & Destructor Documentation

7.34.2.1 __init__()

Parameters

Constructor.

self	object pointer
n	Integer class or int representing the number of times the block of commands must be repeated
*cmds	variable number of Cmd or CmdList to be added

Reimplemented from vagen.veriloga.Block.

7.34.3 Member Function Documentation

7.34.3.1 getN()

```
\label{eq:constraint}  \mbox{def vagen.veriloga.RepeatLoop.getN (} \\ self \mbox{)}
```

Return the repeat count.

Parameters

self object pointer

Returns

Integer class representing the number of times the block of commands will be repeated


The documentation for this class was generated from the following file:

· veriloga.py


7.35 vagen.hilevelmod.Smu Class Reference

Smu class.

Inheritance diagram for vagen.hilevelmod.Smu:



Collaboration diagram for vagen.hilevelmod.Smu:



Public Member Functions

- def __init__ (self, hiLevelMod, name, volt, minCur, maxCur, res, gnd)
 Construtor.
- def applyV (self, value, limit)

Configure the smu as current limited voltage source and apply the desired voltage.

def applyl (self, value, limit)

Configure the smu as voltage limited current source and apply the desired current.

def applyR (self, value)

Configure the resistive load.

Public Attributes

- volt
- maxCur
- minCur
- res
- vDelay
- iDelay
- rDelay
- riseFall

7.35.1 Detailed Description

Smu class.

Child of Electrical implementing aditional features in order to work as a Source Measure Unit

7.35.2 Constructor & Destructor Documentation

7.35.2.1 __init__()

```
res,
gnd )
```

Construtor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the smu electrical pin.
volt	Real expression holding the inital voltage.
minCur	Real expression holding the inital minimum current.
maxCur	Real expression holding the inital maximum current.
res	Real expression holding the resitance.
gnd	Electrical representing the ground reference.

7.35.3 Member Function Documentation

7.35.3.1 applyl()

Configure the smu as voltage limited current source and apply the desired current.

Positive currents are sink current sources. The limit corresponds to the uppper voltage when value < 0 and to the lower voltage when value > 0.

Parameters

self	The object pointer.
value	Real expression holding the current to be applied.
limit	Real expression holding the voltage limit.

Returns

The commands to configure the Smu in current mode.

7.35.3.2 applyR()

```
def vagen.hilevelmod.Smu.applyR ( self, \\ value \ )
```

Configure the resistive load.

Parameters

self	The object pointer.
value	Real expression holding the value of the resistor.

Returns

The commands to configure the Smu in resistance mode.

7.35.3.3 applyV()

Configure the smu as current limited voltage source and apply the desired voltage.

Parameters

self	The object pointer.
value	Real expression holding the voltage to be applied.
limit	Real expression holding the current limit.

Returns

The commands to configure the Smu in voltage mode.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.36 vagen.hilevelmod.SmuBus Class Reference

SmuBus class.

Inheritance diagram for vagen.hilevelmod.SmuBus:



Collaboration diagram for vagen.hilevelmod.SmuBus:



Public Member Functions

def __init__ (self)

Constructor.

• def applyl (self, value, limit)

Configure the smu as voltage limited current source and apply the desired current.

def applyV (self, value, limit)

Configure the smu as current limited voltage source and apply the desired voltage.

• def applyR (self, value)

Configure the resistive load.

Additional Inherited Members

7.36.1 Detailed Description

SmuBus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.36.2 Constructor & Destructor Documentation

7.36.3 Member Function Documentation

7.36.3.1 applyl()

```
def vagen.hilevelmod.SmuBus.applyI ( self, \\ value, \\ limit )
```

Configure the smu as voltage limited current source and apply the desired current.

Positive currents are sink current sources. The limit corresponds to the uppper voltage when value < 0 and to the lower voltage when value > 0.

Parameters

self	The object pointer.
value	Real expression holding the current to be applied.
limit	Real expression holding the voltage limit.

Returns

The commands to configure the Smu in current mode.

7.36.3.2 applyR()

```
def vagen.hilevelmod.SmuBus.applyR ( self, \\ value \ )
```

Configure the resistive load.

Parameters

self	The object pointer.
value	Real expression holding the value of the resistor.

Returns

The commands to configure the Smu in resistance mode.

7.36.3.3 applyV()

```
def vagen.hilevelmod.SmuBus.applyV ( self, \\ value, \\ limit )
```

Configure the smu as current limited voltage source and apply the desired voltage.

Parameters

self	The object pointer.
value	Real expression holding the voltage to be applied.
limit	Real expression holding the current limit.

Returns

The commands to configure the Smu in voltage mode.

The documentation for this class was generated from the following file:

· hilevelmod.py

7.37 vagen.hilevelmod.Sw Class Reference

Sw class.

Public Member Functions

```
    def __init__ (self, hiLevelMod, pin1, pin2, cond, rise, fall)
    Construtor.
```

• def setRiseFall (self, rise, fall)

Set the rise and the fall times of all digital output pin.

• def setCond (self, cond)

Set the conductance.

Public Attributes

- swCount
- cond
- rise
- fall
- · branch

Static Public Attributes

• int swCount = 1

7.37.1 Detailed Description

Sw class.

Switch between two nodes.

7.37.2 Constructor & Destructor Documentation

7.37.2.1 __init__()

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.

Parameters

pin1	First node
pin2	Second node
cond	Real expression representing the initial switch conductance
rise	Real expression representing the rise time for changes in the conductance
fall	Real expression representing the fall time for changes in the conductance

7.37.3 Member Function Documentation

7.37.3.1 setCond()

```
def vagen.hilevelmod.Sw.setCond ( self, \\ cond )
```

Set the conductance.

Parameters

self	The object pointer.
cond	Real expression holding the conductance value.

Returns

The commands to change the conductance.

7.37.3.2 setRiseFall()

Set the rise and the fall times of all digital output pin.

Parameters

self	The object pointer.
Rise	Real expression holding the rise time.
Fall	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.38 vagen.veriloga.Timer Class Reference

Timer Class.

Inheritance diagram for vagen.veriloga.Timer:



Collaboration diagram for vagen.veriloga.Timer:



Public Member Functions

```
    def __init__ (self, startTime, *pars)
    Constructor.
```

startTime,
* pars)

Additional Inherited Members

7.38.1 Detailed Description

Timer Class.

7.38.2 Constructor & Destructor Documentation

Constructor.

Parameters

self	object pointer

Parameters

	startTime	Real or build-in real representing the time tolerance
>	*pars	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

· veriloga.py


7.39 vagen.hilevelmod.Vdc Class Reference

Vdc class.

Inheritance diagram for vagen.hilevelmod.Vdc:



Collaboration diagram for vagen.hilevelmod.Vdc:



Public Member Functions

- def __init__ (self, hiLevelMod, name, value, gnd, rise, fall)
 Construtor.
- def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

• def applyV (self, value)

Change the value of the voltage source.

Public Attributes

- volt
- rise
- fall

7.39.1 Detailed Description

Vdc class.

Child of Electrical implementing aditional features in order to work as a voltage source.

7.39.2 Constructor & Destructor Documentation

```
7.39.2.1 __init__()
```

Construtor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the voltage source electrical pin.
value	Real expression holding the inital voltage.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

7.39.3 Member Function Documentation

7.39.3.1 applyV()

Change the value of the voltage source.

Parameters

self	The object pointer.
value	Real expression holding the voltage.

Returns

The commands to change the voltage.

7.39.3.2 setRiseFall()

Set the rise and the fall times for changes in the voltage.

Parameters

S	self	The object pointer.
r	ise	Real expression holding the rise time for changes in the voltage.
fa	all	Real expression holding the fall time for changes in the voltage.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

• hilevelmod.py


7.40 vagen.hilevelmod.VdcBus Class Reference

VdcBus class.

Inheritance diagram for vagen.hilevelmod.VdcBus:



Collaboration diagram for vagen.hilevelmod.VdcBus:



Public Member Functions

def __init__ (self)

Constructor.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

def applyV (self, value)

Change the value of the voltage source.

Additional Inherited Members

7.40.1 Detailed Description

VdcBus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.40.2 Constructor & Destructor Documentation

7.40.3 Member Function Documentation

7.40.3.1 applyV()

Change the value of the voltage source.

Parameters

self	The object pointer.
value	Real expression holding the voltage.

Returns

The commands to change the voltage.

7.40.3.2 setRiseFall()

```
def vagen.hilevelmod.VdcBus.setRiseFall ( self, \\ rise, \\ fall )
```

Set the rise and the fall times for changes in the voltage.

Parameters

self	The object pointer.
rise	Real expression holding the rise time for changes in the voltage.
fall	Real expression holding the fall time for changes in the voltage.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

• hilevelmod.py


7.41 vagen.veriloga.WaitAnalogEvent Class Reference

Wait analog event class.

Inheritance diagram for vagen.veriloga.WaitAnalogEvent:



Collaboration diagram for vagen.veriloga.WaitAnalogEvent:



Public Member Functions

def __init__ (self, event, *cmds)
 Constructor.

Additional Inherited Members

7.41.1 Detailed Description

Wait analog event class.

7.41.2 Constructor & Destructor Documentation

Parameters

Constructor.

self	object pointer
event	Event to be waited for
*cmds	variable number of Cmd or CmdList to be added

Reimplemented from vagen.veriloga.Block.


The documentation for this class was generated from the following file:

· veriloga.py


7.42 vagen.hilevelmod.WaitSignal Class Reference

WaitSignal command class.

Inheritance diagram for vagen.hilevelmod.WaitSignal:



Collaboration diagram for vagen.hilevelmod.WaitSignal:



Public Member Functions

def __init__ (self, evnt)

Construtor.

def getEvnt (self)

Return the event that triggers the next state.

def __str__ (self)

Dummy method.

· def getVA (self, padding)

Dummy method.

Public Attributes

evnt

7.42.1 Detailed Description

WaitSignal command class.

This class of commands are responsible for wating a specific Event before allowing a test sequence to continue

7.42.2 Constructor & Destructor Documentation

Parameters

self	The object pointer.
evnt	Event to be waited for.

Reimplemented from vagen.veriloga.Cmd.

7.42.3 Member Function Documentation

7.42.3.1 __str__()

```
def vagen.hilevelmod.WaitSignal.__str__ ( self \ )
```

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

7.42.3.2 getEvnt()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.WaitSignal.getEvnt (} \\ self \mbox{)}
```

Return the event that triggers the next state.

Parameters

```
self The object pointer.
```

Returns

Event passed to the constructor.

7.42.3.3 getVA()

```
def vagen.hilevelmod.WaitSignal.getVA ( self, \\ padding )
```

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

The documentation for this class was generated from the following file:

· hilevelmod.py


7.43 vagen.hilevelmod.WaitUs Class Reference

WaitUs command class.

Inheritance diagram for vagen.hilevelmod.WaitUs:



Collaboration diagram for vagen.hilevelmod.WaitUs:



Public Member Functions

• def __init__ (self, delay)

Construtor.

def getDelay (self)

Return the delay that triggers the next state.

• def __str__ (self)

Dummy method.

def getVA (self, padding)

Dummy method.

Public Attributes

· delay

7.43.1 Detailed Description

WaitUs command class.

This class of commands are responsible for wating a specific delay before allowing a test sequence to continue.

7.43.2 Constructor & Destructor Documentation

7.43.2.1 __init__()

Construtor.

Parameters

self	The object pointer.
delay	Delay to be waited for.

Reimplemented from vagen.veriloga.Cmd.

7.43.3 Member Function Documentation

7.43.3.1 __str__()

```
def vagen.hilevelmod.WaitUs.__str__ ( self\ )
```

Dummy method.

Raise exception when runned.

Parameters

self The object pointer.

Reimplemented from vagen.veriloga.Cmd.

7.43.3.2 getDelay()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.WaitUs.getDelay \ ( \\ self \ ) \end{tabular}
```

Return the delay that triggers the next state.

Parameters

self	The object pointer.

Returns

Delay passed to the constructor.

7.43.3.3 getVA()

```
def vagen.hilevelmod.WaitUs.getVA ( self, \\ padding )
```

Dummy method.

Raise exception when runned.

self The object pointer	r.
-------------------------	----

132 Class Documentation

Reimplemented from vagen.veriloga.Cmd.


The documentation for this class was generated from the following file:

• hilevelmod.py


7.44 vagen.veriloga.WhileLoop Class Reference

WhileLoop class.

Inheritance diagram for vagen.veriloga.WhileLoop:



Collaboration diagram for vagen.veriloga.WhileLoop:



Public Member Functions

def __init__ (self, cond, *cmds)
 Constructor.

def getCond (self)

Return the while loop condition.

Public Attributes

cond

7.44.1 Detailed Description

WhileLoop class.

7.44.2 Constructor & Destructor Documentation

7.44.2.1 __init__()

self	object pointer
cond	Bool class or build-in bool representing the condition that must be satisfied in order repeat the sequence of commands in the block

134 Class Documentation

Parameters

*cmds	variable number of Cmd or CmdList to be added

Reimplemented from vagen.veriloga.Block.

7.44.3 Member Function Documentation

7.44.3.1 getCond()

```
\begin{tabular}{ll} \tt def vagen.veriloga.WhileLoop.getCond ( \\ & self ) \end{tabular}
```

Return the while loop condition.

Parameters

self object	pointer
-------------	---------

Returns

Bool class representing the condition that must be satisfied in order repeat the sequence of commands in the

The documentation for this class was generated from the following file:

· veriloga.py

Chapter 8

File Documentation

8.1 hilevelmod.py File Reference

Hi level modeling.

Classes

class vagen.hilevelmod.Mark

Mark command class.

class vagen.hilevelmod.Marker

Marker class.

· class vagen.hilevelmod.WaitSignal

WaitSignal command class.

• class vagen.hilevelmod.WaitUs

WaitUs command class.

• class vagen.hilevelmod.Bus

Bus class.

· class vagen.hilevelmod.Vdc

Vdc class.

• class vagen.hilevelmod.VdcBus

VdcBus class.

• class vagen.hilevelmod.ldc

ldc class.

• class vagen.hilevelmod.ldcBus

IdcBus class.

• class vagen.hilevelmod.Smu

Smu class.

• class vagen.hilevelmod.SmuBus

SmuBus class.

• class vagen.hilevelmod.DigOut

DigOut class.

• class vagen.hilevelmod.DigIn

DigIn class.

• class vagen.hilevelmod.DigInOut

DigInOut class.

• class vagen.hilevelmod.DigBusOut

DigBusOut class.

• class vagen.hilevelmod.DigBusIn

DigBusIn class.

· class vagen.hilevelmod.DigBusInOut

DigBusInOut class.

• class vagen.hilevelmod.Sw

Sw class.

· class vagen.hilevelmod.Clock

Clock class.

· class vagen.hilevelmod.HiLevelMod

HiLevelMod class.

8.1.1 Detailed Description

Hi level modeling.

8.1.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

14/02/23 13:37:31

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER

DEALINGS IN THE SOFTWARE.

8.2 veriloga.py File Reference

VerilogA modeling.

Classes

· class vagen.veriloga.Real

Class of Real operators.

class vagen.veriloga.Bool

Class of Bool operators.

· class vagen.veriloga.Integer

Class of Integer operators.

· class vagen.veriloga.IntegerVar

Integer variable class.

• class vagen.veriloga.RealVar

Real variable class.

• class vagen.veriloga.BoolVar

Boolean variable class.

· class vagen.veriloga.Event

Class of events.

class vagen.veriloga.Cmd

Command class.

• class vagen.veriloga.CmdList

Command List class.

· class vagen.veriloga.Block

Command Block Class.

· class vagen.veriloga.WaitAnalogEvent

Wait analog event class.

class vagen.veriloga.Cross

Cross Class.

· class vagen.veriloga.Above

Above Class.

class vagen.veriloga.Timer

Timer Class.

· class vagen.veriloga.InitialStep

InitialStep class.

class vagen.veriloga.FinalStep

FinalStep class.

class vagen.veriloga.RepeatLoop

RepeatLoop class

· class vagen.veriloga.WhileLoop

WhileLoop class.

• class vagen.veriloga.ForLoop

ForLoop class.

· class vagen.veriloga.Cond

Condition Class.

• class vagen.veriloga.CaseClass

Condition Class.

· class vagen.veriloga.Electrical

Class of electrical signals.

• class vagen.veriloga.Branch

Branch class.

· class vagen.veriloga.Module

verilogA class

Functions

• def vagen.veriloga.checkType (param, var, Type)

Check if the type of variable matches the Type.

• def vagen.veriloga.checkInstance (param, var, Type)

Check if the variable is an instance of Type.

• def vagen.veriloga.checkNotInstance (param, var, Type)

Check if the variable isn't an instance of Type.

• def vagen.veriloga.parseReal (param, var)

Return a Real instance.

• def vagen.veriloga.checkReal (param, var)

Check if the var is Real or it can be parsed to Real.

def vagen.veriloga.parseInteger (param, var)

Return an Integer instance.

· def vagen.veriloga.checkInteger (param, var)

Check if the variable is Integer or can be parsed to Integer.

• def vagen.veriloga.parseBool (param, var)

Return a Bool instance.

def vagen.veriloga.checkBool (param, var)

Check if the variable is Bool or can be parsed to Bool.

def vagen.veriloga.parseNumber (param, var)

Return a Real, Integer or Boolean instance.

def vagen.veriloga.checkNumber (param, var)

Check if the variable is a number or can be parsed to Bool.

def vagen.veriloga.blockComment (padding, message, align="center")

Creates a comment block.

· def vagen.veriloga.block (header)

Returns the pointer to a function that add commands to an analog event.

def vagen.veriloga.At (event)

Returns the pointer to a function that add commands to an analog event.

def vagen.veriloga.unfoldSimTypes (*simTypes)

Unfold variable number of simulation types.

def vagen.veriloga.analysis (*simTypes)

Type of analysis.

def vagen.veriloga.acStim (mag, phase=0, simType="ac")

ac stimulus

• def vagen.veriloga.Repeat (n)

Returns the pointer to a function that add commands to an Repeat block.

• def vagen.veriloga.While (cond)

Returns the pointer to a function that add commands to a While loop.

def vagen.veriloga.For (start, cond, inc)

Returns the pointer to a function that add commands to a ForLoop.

def vagen.veriloga.lf (cond)

Returns the pointer to a function that add commands to a Cond Class.

def vagen.veriloga.Case (test)

Returns the pointer to a function that add commands to a Block.

• def vagen.veriloga.unfoldParams (*params)

Unfold variable number of parameters.

• def vagen.veriloga.Strobe (msg, *params)

Strobe

def vagen.veriloga.Write (msg, *params)

Write.

• def vagen.veriloga.Fopen (fileName)

Fopen.

• def vagen.veriloga.Fclose (desc)

Fclose.

def vagen.veriloga.Fstrobe (desc, msg, *params)

Estrobe.

def vagen.veriloga.Fwrite (desc, msg, *params)

Fwrite.

• def vagen.veriloga.Discontinuity (degree=0)

discontinuity

• def vagen.veriloga.Finish ()

finish

def vagen.veriloga.BoundStep (step)

bond step

def vagen.veriloga.lastCrossing (signal, threshold, edge='both')

last time a signal crossed a treshold

• def vagen.veriloga.random (seed)

random number generator

def vagen.veriloga.uDistInt (seed, start, end)

Uniforme distribution random number generator.

• def vagen.veriloga.uDistReal (seed, start, end)

Uniforme distribution random number generator.

• def vagen.veriloga.gaussDistInt (seed, mean, std)

Gaussian distribution random number generator.

• def vagen.veriloga.gaussDistReal (seed, mean, std)

Gaussian distribution random number generator.

def vagen.veriloga.expDistInt (seed, mean)

Exponential distribution random number generator.

• def vagen.veriloga.expDistReal (seed, mean)

Exponential distribution random number generator.

• def vagen.veriloga.poissonDistInt (seed, mean)

Poisson distribution random number generator.

• def vagen.veriloga.poissonDistReal (seed, mean)

Poisson distribution random number generator.

def vagen.veriloga.exp (x)

Exponential function.

def vagen.veriloga.limexp (x)

Limited Exponential function.

def vagen.veriloga.absDelay (x, delay)

Absolute Delay.

• def vagen.veriloga.transition (x, delay=0, riseTime=1e-6, fallTime=1e-6)

transition filter

• def vagen.veriloga.ternary (test, op1, op2)

ternary function

• def vagen.veriloga.slew (x, riseSlope=10e-6, fallSlope=10e-6)

slew filter

def vagen.veriloga.ddt (x)

Diferential function.

• def vagen.veriloga.idt (x, start=Real(0))

Integral function.

def vagen.veriloga.ceil (x)

Ceil function.

• def vagen.veriloga.floor (x)

floor function

• def vagen.veriloga.ln (x)

natural log function

def vagen.veriloga.log (x)

log function

• def vagen.veriloga.sqrt (x)

square root function

• def vagen.veriloga.sin (x)

sin function

• def vagen.veriloga.cos (x)

cos function

• def vagen.veriloga.tan (x)

tan function

• def vagen.veriloga.asin (x)

arc sin function

• def vagen.veriloga.acos (x)

arc cos function

• def vagen.veriloga.atan (x)

arc tan function

• def vagen.veriloga.atan2 (x, y)

arc tanh2 function.

def vagen.veriloga.hypot (x, y)

hypot function.

• def vagen.veriloga.sinh (x)

sinh function

• def vagen.veriloga.cosh (x)

cosh function

• def vagen.veriloga.tanh (x)

tanh function

• def vagen.veriloga.asinh (x)

arc sinh function

def vagen.veriloga.acosh (x)

arc cosh function

• def vagen.veriloga.atanh (x)

arc tanh function

Variables

• list vagen.veriloga.anaTypes

types of analysis

• vagen.veriloga.temp = Real("\$temperature")

Constants for tasks that represents numbers.

- vagen.veriloga.abstime = Real("\$abstime")
- vagen.veriloga.vt = Real("\$vt")

8.2.1 Detailed Description

VerilogA modeling.

8.2.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

05/02/23 22:36:08

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR other LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR other WISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR other DEALINGS IN THE SOFTWARE.

8.2.3 Function Documentation

8.2.3.1 absDelay()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.absDelay} \ ( \\ & x, \\ & \operatorname{\textit{delay}} \ ) \end{tabular}
```

Absolute Delay.

Parameters

X	Real, float or int input
delay	Real, float or int delay input

Returns

Real expressing the absolute delay function

8.2.3.2 acos()

```
\operatorname{def} vagen.veriloga.acos ( x ) arc \cos function
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc cos function in radians

8.2.3.3 acosh()

```
\operatorname{def} vagen.veriloga.acosh ( x )
```

arc cosh function

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc cosh function in radians

8.2.3.4 acStim()

ac stimulus

Parameters

mag	Real class or build-in real representing the magnitude
phase	Real class or build-in representing the phase (default it 0)
simType	string representing the simulation type (default is "ac")

Returns

Real expression representing the ac stimulus command

8.2.3.5 analysis()

```
def vagen.veriloga.analysis (
          * simTypes )
Transferable;
```

Type of analysis.

Parameters

*simTypes	optional parameters representing the simulation type
-----------	--

Returns

Bool expression representing the analysis type test

8.2.3.6 asin()

```
\begin{array}{c} \text{def vagen.veriloga.asin (} \\ & x \text{ )} \\ \\ \text{arc sin function} \end{array}
```

Parameters

x Real, float or int angle input

Returns

Real expressing the arc sin function in radians

8.2.3.7 asinh()

```
\begin{array}{c} \text{def vagen.veriloga.asinh (} \\ & x \text{ )} \\ \\ \text{arc sinh function} \end{array}
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc sinh function in radians

8.2.3.8 At()

Returns the pointer to a function that add commands to an analog event.

Parameters

event instance of the Event class representing the analog event

Returns

function pointer

8.2.3.9 atan()

```
\label{eq:continuous} \begin{array}{c} \text{def vagen.veriloga.atan (} \\ & x \end{array}) \text{arc tan function}
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc tan function in radians

8.2.3.10 atan2()

```
\begin{array}{c} \text{def vagen.veriloga.atan2 (} \\ & x, \\ & y \text{ )} \end{array}
```

arc tanh2 function.

Equivalent to atan(x/y)

Parameters

	Real, float or int angle input
Χ	Real, float or int angle input

Returns

Real expressing the arc tan function in radians

8.2.3.11 atanh()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.atanh} & ( & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & &
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc tanh function in radians

8.2.3.12 block()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.block \ ( \\ \it header \ ) \end{tabular}
```

Returns the pointer to a function that add commands to an analog event.

Parameters

ı	hoodor	header of the block
ı	Headel	Header of the block

Returns

pointer to a function that creates a block object

8.2.3.13 blockComment()

Creates a comment block.

Parameters

message	String representing the comment
padding	Number of tabs by which the text will be shifted left align center, left or right

Returns

The comment block.

8.2.3.14 BoundStep()

```
\begin{tabular}{ll} $\tt def \ vagen.veriloga.BoundStep \ ($$ $$ step \ )$ \\ \begin{tabular}{ll} $\tt step \ )$ \\ \begin{tabular}{ll} $\tt bond \ step \ )$ \\ \end{tabular}
```

Parameters

step	Real, float or int representing the step
------	--

Returns

Cmd representing the BondStep

8.2.3.15 Case()

```
{\tt def \ vagen.veriloga.Case} ( {\tt test} )
```

Returns the pointer to a function that add commands to a Block.

Parameters

variable	under test of the case structure
----------	----------------------------------

Returns

pointer to a function that returns a CaseClass

8.2.3.16 ceil()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.ceil} & ( \\ & x \end{tabular} ) \end{tabular}
```

Ceil function.

Parameters

```
x Real, float or int input
```

Returns

Integer expressing the ceil function

8.2.3.17 checkBool()

```
def vagen.veriloga.checkBool ( param, \\ var )
```

Check if the variable is Bool or can be parsed to Bool.

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to Bool or False otherwise.

8.2.3.18 checkInstance()

```
\begin{array}{c} \text{def vagen.veriloga.checkInstance (} \\ param, \\ var, \\ \textit{Type )} \end{array}
```

Check if the variable is an instance of Type.

Raise an assertion error if it doesn't.

Parameters

param	String representing the name of the variable.
var	Variable.
Туре	Type that the variable should match.

Returns

True if it is an instance or False otherwise.

8.2.3.19 checkInteger()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.checkInteger} & ( \\ & param, \\ & var \end{tabular} \label{eq:param}
```

Check if the variable is Integer or can be parsed to Integer.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to Integer or False otherwise.

8.2.3.20 checkNotInstance()

```
def vagen.veriloga.checkNotInstance ( param, \\ var, \\ \mathit{Type} \ )
```

Check if the variable isn't an instance of Type.

Raise an assertion error if it doesn't.

param	String representing the name of the variable.
var	Variable.
Туре	Type that the variable should match.

Returns

False if it is an instance or True otherwise.

8.2.3.21 checkNumber()

```
\begin{array}{c} \text{def vagen.veriloga.checkNumber (} \\ param, \\ var \end{array})
```

Check if the variable is a number or can be parsed to Bool.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to number or False otherwise.

8.2.3.22 checkReal()

```
\begin{array}{c} \text{def vagen.veriloga.checkReal (} \\ param, \\ var \end{array})
```

Check if the var is Real or it can be parsed to Real.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to Real or False otherwise.

8.2.3.23 checkType()

```
def vagen.veriloga.checkType ( param, \\ var, \\ Type )
```

Check if the type of variable matches the Type.

Raise an assertion error if it doesn't.

Parameters

param	String representing the name of the variable.
var	Variable.
Туре	Type that the variable should match.

Returns

True if it matches the type or False otherwise.

8.2.3.24 cos()

```
\begin{array}{c} \text{def vagen.veriloga.cos (} \\ & x \text{ )} \\ \\ \text{cos function} \end{array}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the cos function

8.2.3.25 cosh()

```
\begin{array}{c} \text{def vagen.veriloga.cosh (} \\ & x \text{ )} \\ \\ \text{cosh function} \end{array}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the cosh function

8.2.3.26 ddt()

```
\begin{array}{c} \text{def vagen.veriloga.ddt (} \\ x \text{ )} \end{array}
```

Diferential function.

Parameters

x Real, float or int input

Returns

Real expressing the diferential function

8.2.3.27 Discontinuity()

```
\label{eq:degree} \begin{array}{ll} \operatorname{degree} = 0 \ ) \\ \\ \operatorname{discontinuity} \end{array}
```

Parameters

degree Integer or int representing the degree of the derivative with discontinuity

Returns

Cmd representing the discontinuity

8.2.3.28 exp()

```
def vagen.veriloga.exp ( x )
```

Exponential function.

Parameters

```
x Real, float or int input
```

Returns

Real expressing the exponential function

8.2.3.29 expDistInt()

Exponential distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Integer or int representing the start of the range

Returns

random Integer

8.2.3.30 expDistReal()

Exponential distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Real, float or int representing the start of the range

Returns

random Real

8.2.3.31 Fclose()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Fclose} & ( \\ $\operatorname{\textit{desc}}$ ) \end{tabular}
```

Fclose.

Parameters

desc Integer or int representing the file descriptor

Returns

Cmd to close the file

8.2.3.32 Finish()

```
def vagen.veriloga.Finish ( )
finish
```

Returns

Cmd representing the finish

8.2.3.33 floor()

```
\begin{array}{c} \text{def vagen.veriloga.floor (} \\ x \text{ )} \\ \\ \text{floor function} \end{array}
```

Parameters

```
x Real, float or int input
```

Returns

Integer expressing the floor function

8.2.3.34 Fopen()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Fopen} & $file {\it Name}$ \end{tabular} ) \\ \hline \textbf{Fopen}. \\ \end{tabular}
```

Parameters

```
fileName name of the file
```

Returns

Integer representing the file descriptor

8.2.3.35 For()

Returns the pointer to a function that add commands to a ForLoop.

start	command executed at the beggining
-------	-----------------------------------

Parameters

cond	condition that must be satisfied in order repeat the sequence of commands in the block
inc	command executed at the end of each step

Returns

pointer to a function that returns a ForLoop class

8.2.3.36 Fstrobe()

Fstrobe.

Parameters

desc	Integer or int representing the file descriptor
msg	message to be written
*params	variable number of parameters

Returns

Cmd representing the Fstrobe

8.2.3.37 Fwrite()

Fwrite.

Parameters

desc	Integer or int representing the file descriptor
msg	message to be written
*params	variable number of parameters

Returns

Cmd representing the FWrite

8.2.3.38 gaussDistInt()

Gaussian distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Integer or int representing the start of the range
std	Integer or int representing the end of the range

Returns

random Integer

8.2.3.39 gaussDistReal()

Gaussian distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Real, float or int representing the start of the range
std	Real, float or int representing the end of the range

Returns

random Real

8.2.3.40 hypot()

```
def vagen.veriloga.hypot ( x, y ) hypot function. Equivalent to sqrt(x*x + y*y)
```

Parameters

Х	Real, float or int angle input
Х	Real, float or int angle input

Returns

Real expressing the hypot function

8.2.3.41 idt()

```
def vagen.veriloga.idt (  x, \\ start = Real(0) )
```

Integral function.

X	Real, float or int input
---	--------------------------

Parameters

start	Real, float or int input
-------	--------------------------

Returns

Real expressing the integral function

8.2.3.42 If()

```
\begin{array}{c} \text{def vagen.veriloga.If (} \\ & cond \end{array})
```

Returns the pointer to a function that add commands to a Cond Class.

Parameters

cond condition that must be satisfied in order to run the sequence of commands in the block

Returns

pointer to a function that returns a Cmd class

8.2.3.43 lastCrossing()

last time a signal crossed a treshold

Parameters

signal	Real, float or int representing the signal
threshold	Real, float or int representing the threshold that must be crossed
edge	It can be one the strings "rising", "falling" or "both"

Returns

Real class representing the last crossing.

8.2.3.44 limexp()

Limited Exponential function.

Parameters

```
x Real, float or int input
```

Returns

Real expressing the limited exponential function

8.2.3.45 In()

```
\begin{array}{c} \text{def vagen.veriloga.ln (} \\ & x \text{ )} \\ \\ \text{natural log function} \end{array}
```

Parameters

```
x Real, float or int input
```

Returns

Real expressing the natural log function

8.2.3.46 log()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.log} \ ( & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & &
```

Parameters

```
x Real, float or int input
```

Returns

Real expressing the log function

8.2.3.47 parseBool()

```
def vagen.veriloga.parseBool ( param, var )
```

Return a Bool instance.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

Bool object.

8.2.3.48 parseInteger()

```
def vagen.veriloga.parseInteger ( param, \\ var )
```

Return an Integer instance.

param	String representing the name of the variable.
var	Variable.

Returns

Integer object.

8.2.3.49 parseNumber()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.parseNumber} \ ( \\ $\operatorname{\it param}, \\ $\operatorname{\it var} \ ) \end{tabular}
```

Return a Real, Integer or Boolean instance.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

Real, Integer or Bool instance.

8.2.3.50 parseReal()

```
def vagen.veriloga.parseReal ( param, var )
```

Return a Real instance.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

Real object.

8.2.3.51 poissonDistInt()

```
\begin{tabular}{ll} \tt def vagen.veriloga.poissonDistInt ( \\ seed, \\ \it mean ) \end{tabular}
```

Poisson distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Integer or int representing the start of the range

Returns

random Integer

8.2.3.52 poissonDistReal()

```
{\tt def\ vagen.veriloga.poissonDistReal\ (}
```

```
seed,
mean )
```

Poisson distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Real, float or int representing the start of the range

Returns

random Real

8.2.3.53 random()

```
\label{eq:continuous} \mbox{def vagen.veriloga.random (} \\ seed \mbox{)}
```

random number generator

Parameters

seed	IntegerVar with the seed
------	--------------------------

Returns

random Integer

8.2.3.54 Repeat()

```
\operatorname{def} vagen.veriloga.Repeat ( n )
```

Returns the pointer to a function that add commands to an Repeat block.

Parameters

n Integer class or int representing the number of times the sequence must be repeated

Returns

pointer to a function that returns a RepeatLoop class

8.2.3.55 sin()

```
\begin{array}{c} \text{def vagen.veriloga.sin (} \\ & x \text{ )} \\ \\ \text{sin function} \end{array}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the sin function

8.2.3.56 sinh()

```
\begin{tabular}{ll} $\text{def vagen.veriloga.sinh (} \\ $x$ ) \\ \\ \hline \end{tabular} sinh function
```

Parameters

```
x Real, float or int angle in radians
```

Returns

Real expressing the sinh function

8.2.3.57 slew()

```
def vagen.veriloga.slew ( x, riseSlope = 10e-6, fallSlope = 10e-6 )
```

slew filter

Parameters

X	Real, float or int input
riseSlope	Real, float or int delay input
fallSlope	Real, float or int delay input

Returns

Real expressing the slew filter

8.2.3.58 sqrt()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.sqrt} & ( & \\ & x & ) \\ \\ & \end{tabular} square root function
```

Parameters

```
x Real, float or int input
```

Returns

Real expressing the square root function

8.2.3.59 Strobe()

Strobe.

msg	message to be printed

Parameters

*params variable number of parameters

Returns

Cmd representing the strobe

8.2.3.60 tan()

```
\begin{array}{c} \text{def vagen.veriloga.tan (} \\ & x \text{ )} \\ \\ \text{tan function} \end{array}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the tan function

8.2.3.61 tanh()

```
\begin{tabular}{ll} $\tt def \ vagen.veriloga.tanh \ ( \\ & x \ ) \\ \end{tanh function}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the tanh function

8.2.3.62 ternary()

```
\begin{array}{c} \text{def vagen.veriloga.ternary (}\\ & \textit{test,}\\ & \textit{op1,}\\ & \textit{op2} \text{ )}\\ \\ \text{ternary function} \end{array}
```

Parameters

test	Bool or bool representing the test
op1	any Bool, Real, Integer, int, float or bool that represents the expression when test is true
op2	any Bool, Real, Integer, int, float or bool that represents the expression when test is false

Returns

Bool, Real or Inteter representing the ternary operator

8.2.3.63 transition()

Parameters

transition filter

x Real, float or int input delay Real, float or int delay input riseTime delay Real, float or int delay input fallTime delay Real, float or int delay input

Returns

Real expressing the transition filter

8.2.3.64 uDistInt()

Uniforme distribution random number generator.

Parameters

	seed	IntegerVar with the seed	
	start	Integer or int representing the start of the range	
ĺ	end	Integer or int representing the end of the range	

Returns

random Integer

8.2.3.65 uDistReal()

Uniforme distribution random number generator.

seed	IntegerVar with the seed
start	Real, float or int representing the start of the range
end	Real, float or int representing the end of the range

Returns

random Real

8.2.3.66 unfoldParams()

Unfold variable number of parameters.

Parameters

*params	variable number of parameters
---------	-------------------------------

Returns

string representing the parameters separeted by comma

8.2.3.67 unfoldSimTypes()

```
def vagen.veriloga.unfoldSimTypes (
     * simTypes )
```

Unfold variable number of simulation types.

Parameters

```
list of simulation types
```

Returns

string with the unfolded simulation types

8.2.3.68 While()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.While \ ( \\ \it cond \ ) \end{tabular}
```

Returns the pointer to a function that add commands to a While loop.

Parameters

cond

Bool class or build-in bool representing the condition that must be satisfied in order repeat the sequence of commands in the block

Returns

pointer to a function that returns a WhileLoop class

8.2.3.69 Write()

Write.

Parameters

msg	message to be printed
*params	variable number of parameters

Returns

Cmd representing the Write

8.2.4 Variable Documentation

8.2.4.1 anaTypes

```
list vagen.veriloga.anaTypes
```

Initial value:

```
1 = ["ac",
2 "dc",
3 "ic",
4 "tran",
5 "pac",
6 "pnoise",
7 "pss",
8 "pxf",
9 "sp",
10 "static",
11 "tdr",
12 "xf"]
```

types of analysis

8.2.4.2 temp

```
vagen.veriloga.temp = Real("$temperature")
```

Constants for tasks that represents numbers.

Index

abs	vagen.veriloga.CmdList, 33
vagen.veriloga.Integer, 78	vagen.veriloga.Cond, 36
vagen.veriloga.Real, 101	vagen.veriloga.Cross, 38
add	vagen.veriloga.Electrical, 55
vagen.veriloga.Integer, 78	vagen.veriloga.Event, 58
vagen.veriloga.Real, 101	vagen.veriloga.FinalStep, 60
and	vagen.veriloga.ForLoop, 62
vagen.veriloga.Bool, 18	vagen.veriloga.InitialStep, 75
vagen.veriloga.Integer, 79	vagen.veriloga.Integer, 78
eq	vagen.veriloga.IntegerVar, 89
vagen.veriloga.Bool, 18	vagen.veriloga.Module, 96
vagen.veriloga.Integer, 79	vagen.veriloga.Real, 101
vagen.veriloga.Real, 102	vagen.veriloga.RealVar, 109
ge	vagen.veriloga.RepeatLoop, 111
vagen.veriloga.Integer, 79	vagen.veriloga.Timer, 120
vagen.veriloga.Real, 102	vagen.veriloga.WaitAnalogEvent, 12
getitem	vagen.veriloga.WhileLoop, 133
vagen.hilevelmod.Bus, 26	invert
gt	vagen.veriloga.Bool, 18
vagen.veriloga.Integer, 79	vagen.veriloga.Integer, 80
vagen.veriloga.Real, 102	le
init	vagen.veriloga.Integer, 80
vagen.hilevelmod.Bus, 26	vagen.veriloga.Real, 102
vagen.hilevelmod.Clock, 29	lshift
vagen.hilevelmod.DigBusIn, 40	vagen.veriloga.Integer, 80
vagen.hilevelmod.DigBusInOut, 42	lt
vagen.hilevelmod.DigBusOut, 45	vagen.veriloga.Integer, 81
vagen.hilevelmod.DigIn, 47	vagen.veriloga.Real, 103
vagen.hilevelmod.DigInOut, 50	mod
vagen.hilevelmod.DigOut, 52	vagen.veriloga.Integer, 81
vagen.hilevelmod.HiLevelMod, 65	mul
vagen.hilevelmod.ldc, 71	vagen.veriloga.Integer, 81
vagen.hilevelmod.ldcBus, 74	vagen.veriloga.Real, 103
vagen.hilevelmod.Mark, 91	ne
vagen.hilevelmod.Marker, 93	vagen.veriloga.Bool, 18
vagen.hilevelmod.Smu, 113	vagen.veriloga.Integer, 81
vagen.hilevelmod.SmuBus, 116	vagen.veriloga.Real, 103
vagen.hilevelmod.Sw, 118	neg
vagen.hilevelmod.Vdc, 122	vagen.veriloga.Integer, 82
vagen.hilevelmod.VdcBus, 124	vagen.veriloga.Real, 104
vagen.hilevelmod.WaitSignal, 128	or
vagen.hilevelmod.WaitUs, 130	vagen.veriloga.Bool, 20
vagen.veriloga.Above, 14	vagen.veriloga.Event, 59
vagen.veriloga.Block, 15	vagen.veriloga.Integer, 82
vagen.veriloga.Bool, 17	pos
vagen.veriloga.BoolVar, 23	vagen.veriloga.Integer, 82
vagen.veriloga.Branch, 24	vagen.veriloga.Real, 104
vagen.veriloga.CaseClass, 28	pow
vagen.veriloga.Cmd, 31	vagen.veriloga.Integer, 83

vagen.veriloga.Real, 104	acStim
radd	veriloga.py, 142
vagen.veriloga.Integer, 83	addNode
vagen.veriloga.Real, 104	vagen.veriloga.Module, 96
rand	analog
vagen.veriloga.Bool, 20	vagen.veriloga.Module, 97
vagen.veriloga.Integer, 83	analysis
rlshift	veriloga.py, 142
vagen.veriloga.Integer, 83	anaTypes
rmod	veriloga.py, 161
vagen.veriloga.Integer, 84	append
rmul	vagen.hilevelmod.Bus, 26
vagen.veriloga.Integer, 84	vagen.veriloga.CaseClass, 28
vagen.veriloga.Real, 105	vagen.veriloga.CmdList, 34
ror	vagen.veriloga.Cond, 36
vagen.veriloga.Bool, 20	applyl
vagen.veriloga.Integer, 84	vagen.hilevelmod.ldc, 72
rpow	vagen.hilevelmod.ldcBus, 74
vagen.veriloga.Integer, 85	vagen.hilevelmod.Smu, 114
vagen.veriloga.Real, 105	vagen.hilevelmod.SmuBus, 11
rrshift	applyR
vagen.veriloga.Integer, 85	vagen.hilevelmod.Smu, 114 vagen.hilevelmod.SmuBus, 11
rshift	
vagen.veriloga.Integer, 85 rsub	applyV vagen.hilevelmod.Smu, 115
	vagen.hilevelmod.SmuBus, 11
vagen.veriloga.Integer, 85 vagen.veriloga.Real, 105	vagen.hilevelmod.Vdc, 122
_rtruediv	vagen.hilevelmod.VdcBus, 124
	asin
vagen.veriloga.Integer, 86 vagen.veriloga.Real, 106	veriloga.py, 142
rxor	asinh
vagen.veriloga.Bool, 21	veriloga.py, 143
vagen.veriloga.Integer, 86	At
str	veriloga.py, 143
vagen.hilevelmod.Mark, 91	atan
vagen.hilevelmod.WaitSignal, 128	veriloga.py, 143
vagen.hilevelmod.WaitUs, 131	atan2
vagen.veriloga.Bool, 21	veriloga.py, 143
vagen.veriloga.Cmd, 31	atanh
vagen.veriloga.CmdList, 33	veriloga.py, 144
vagen.veriloga.Event, 59	· o····oga.py, · · · ·
vagen.veriloga.Integer, 86	beginningAnalog
vagen.veriloga.Real, 106	vagen.veriloga.Module, 97
sub	block
vagen.veriloga.Integer, 87	veriloga.py, 144
vagen.veriloga.Real, 106	blockComment
truediv	veriloga.py, 144
vagen.veriloga.Integer, 87	BoundStep
vagen.veriloga.Real, 106	veriloga.py, 144
xor	
vagen.veriloga.Bool, 21	Case
vagen.veriloga.Integer, 87	veriloga.py, 145
	ceil
absDelay	veriloga.py, 145
veriloga.py, 141	checkBool
acos	veriloga.py, 145
veriloga.py, 141	checkInstance
acosh veriloga.py, 141	veriloga.py, 146 checkInteger

veriloga.py, 146	veriloga.py, 151
checkNotInstance	
veriloga.py, 146	gaussDistInt
checkNumber	veriloga.py, 151
veriloga.py, 147	gaussDistReal
checkReal	veriloga.py, 152
veriloga.py, 147	getBlock
checkType	vagen.veriloga.Cond, 37
veriloga.py, 147	getBlockList
clock	vagen.veriloga.CaseClass, 28
vagen.hilevelmod.HiLevelMod, 65	getCmd
cos	vagen.hilevelmod.Mark, 91
veriloga.py, 147	getCond
cosh	vagen.veriloga.Cond, 37
veriloga.py, 148	vagen.veriloga.ForLoop, 62
3 177	vagen.veriloga.WhileLoop, 134
ddt	getDelay
veriloga.py, 148	vagen.hilevelmod.WaitUs, 131
dec	getEqs
vagen.veriloga.IntegerVar, 89	vagen.hilevelmod.HiLevelMod, 66
dig	vagen.hilevelmod.Marker, 93
vagen.hilevelmod.HiLevelMod, 66	getEvnt
Discontinuity	vagen.hilevelmod.WaitSignal, 129
veriloga.py, 148	getHeader
vernoga.py, 140	vagen.veriloga.Block, 16
electrical	getInc
vagen.veriloga.Module, 97	•
Else	vagen.veriloga.ForLoop, 62
vagen.veriloga.Cond, 36	getModuleName
endAnalog	vagen.veriloga.Module, 98
•	getN
vagen.veriloga.Module, 97	vagen.veriloga.RepeatLoop, 112
eq	getName
vagen.veriloga.BoolVar, 23	vagen.hilevelmod.Marker, 93
vagen.veriloga.IntegerVar, 89	vagen.veriloga.Electrical, 55
vagen.veriloga.RealVar, 109	getOcn
exp	vagen.hilevelmod.HiLevelMod, 66
veriloga.py, 149	getStart
expDistInt	vagen.veriloga.ForLoop, 63
veriloga.py, 149	getVA
expDistReal	vagen.hilevelmod.Mark, 92
veriloga.py, 149	vagen.hilevelmod.WaitSignal, 129
Educa	vagen.hilevelmod.WaitUs, 131
Fclose	vagen.veriloga.Block, 16
veriloga.py, 149	vagen.veriloga.CaseClass, 29
Finish	vagen.veriloga.Cmd, 32
veriloga.py, 150	vagen.veriloga.CmdList, 34
fixName	vagen.veriloga.Cond, 37
vagen.veriloga.Module, 98	vagen.veriloga.Module, 98
flat	getValue
vagen.veriloga.CmdList, 34	vagen.veriloga.Bool, 21
floor	vagen.veriloga.Integer, 87
veriloga.py, 150	vagen.veriloga.Real, 108
Fopen	agooganioa, 100
veriloga.py, 150	high
For	vagen.hilevelmod.Marker, 94
veriloga.py, 150	hilevelmod.py, 135
Fstrobe	
	hi7
veriloga.py, 151	hiZ vagen hilevelmod DigBusInOut, 43
veriloga.py, 151 Fwrite	hiZ vagen.hilevelmod.DigBusInOut, 43 vagen.hilevelmod.DigInOut, 50

hypot veriloga.py, 152	vagen.hilevelmod.DigBusIn, 40 vagen.hilevelmod.DigIn, 48
iAttr	Repeat veriloga.py, 156
vagen.veriloga.Electrical, 55	vernoga.py, 130
iCont	seq
vagen.veriloga.Electrical, 56	vagen.hilevelmod.HiLevelMod, 68
idc vagen.hilevelmod.HiLevelMod, 67	seqNested vagen.hilevelmod.HiLevelMod, 68
idt	setCond
veriloga.py, 152 If	vagen.hilevelmod.Sw, 119 setDelay
veriloga.py, 153 iInd	vagen.hilevelmod.DigBusOut, 45 vagen.hilevelmod.DigOut, 53
vagen.veriloga.Electrical, 56 inc	setRiseFall vagen.hilevelmod.DigBusOut, 45
vagen.veriloga.IntegerVar, 90	vagen.hilevelmod.DigOut, 53 vagen.hilevelmod.ldc, 72
lastCrossing	vagen.hilevelmod.ldcBus, 74
veriloga.py, 153	vagen.hilevelmod.Sw, 119
limexp	vagen.hilevelmod.Vdc, 122
veriloga.py, 153 In	vagen.hilevelmod.VdcBus, 125
veriloga.py, 153	sin
log	veriloga.py, 156 sinh
veriloga.py, 154	veriloga.py, 156
low	slew
vagen.hilevelmod.Marker, 94	veriloga.py, 157
lowZ	smu
vagen.hilevelmod.DigBusInOut, 43 vagen.hilevelmod.DigInOut, 51	vagen.hilevelmod.HiLevelMod, 68
vagen.niieveimou.Diginout, 31	sqrt
mark	veriloga.py, 157 Strobe
vagen.hilevelmod.Marker, 94	veriloga.py, 157
marker	sw
vagen.hilevelmod.HiLevelMod, 67	vagen.hilevelmod.HiLevelMod, 69
off	
vagen.hilevelmod.Clock, 30	tan
on	veriloga.py, 158 tanh
vagen.hilevelmod.Clock, 30	veriloga.py, 158
nar	temp
par vagen.veriloga.Module, 98	veriloga.py, 161
parseBool	ternary
veriloga.py, 154	veriloga.py, 158
parseInteger	toggle
veriloga.py, 154	vagen.veriloga.BoolVar, 23
parseNumber	transition veriloga.py, 158
veriloga.py, 155	vernoga.py, 138
parseReal	uDistInt
veriloga.py, 155 poissonDistInt	veriloga.py, 159
veriloga.py, 155	uDistReal
poissonDistReal	veriloga.py, 159
veriloga.py, 155	unfoldParams
	veriloga.py, 160 unfoldSimTypes
random	veriloga.py, 160
veriloga.py, 156 read	رم به المحادث
·	

vagen, 11	getCmd, 91
vagen.hilevelmod.Bus, 25	getVA, 92
getitem, 26	vagen.hilevelmod.Marker, 92
init, 26	init, 93
append, 26	getEqs, 93
vagen.hilevelmod.Clock, 29	getName, 93
init, 29	high, 94
off, 30	low, 94
on, 30	mark, 94
vagen.hilevelmod.DigBusIn, 39	vagen.hilevelmod.Smu, 112
init, 40	init , 113
read, 40	applyI, 114
vagen.hilevelmod.DigBusInOut, 41	applyR, 114
init, 42	applyV, 115
	vagen.hilevelmod.SmuBus, 115
hiZ, 43	_
lowZ, 43	init, 116
vagen.hilevelmod.DigBusOut, 43	applyl, 117
init, 45	applyR, 117
setDelay, 45	applyV, 117
setRiseFall, 45	vagen.hilevelmod.Sw, 118
write, 46	init, 118
vagen.hilevelmod.DigIn, 46	setCond, 119
init, 47	setRiseFall, 119
read, 48	vagen.hilevelmod.Vdc, 121
vagen.hilevelmod.DigInOut, 48	init, 122
init, 50	applyV, 122
hiZ, 50	setRiseFall, 122
lowZ, 51	vagen.hilevelmod.VdcBus, 123
vagen.hilevelmod.DigOut, 51	init, 124
init , 52	applyV, 124
setDelay, 53	setRiseFall, 125
setRiseFall, 53	vagen.hilevelmod.WaitSignal, 127
write, 54	init, 128
vagen.hilevelmod.HiLevelMod, 63	
init, 65	getEvnt, 129
, 65 clock, 65	•
	getVA, 129
dig, 66	vagen.hilevelmod.WaitUs, 129
getEqs, 66	init, 130
getOcn, 66	str, 131
idc, 67	getDelay, 131
marker, 67	getVA, 131
seq, 68	vagen.veriloga.Above, 13
seqNested, 68	init, 14
smu, 68	vagen.veriloga.Block, 14
sw, 69	init, 15
var, 69	getHeader, 16
vdc, 70	getVA, 16
vagen.hilevelmod.ldc, 70	vagen.veriloga.Bool, 16
init , 71	and, 18
applyl, 72	eq, 18
setRiseFall, 72	 init, 17
vagen.hilevelmod.ldcBus, 72	, , , , ,, , , ,, , , ,, , , , ,, , , , , , , , , , , , , , , , , , , ,
init , 74	ne, 18
applyl, 74	, 70 or, 20
• • •	
setRiseFall, 74	rand, 20
vagen.hilevelmod.Mark, 90	ror, 20
init, 91	rxor, 21
str, 91	str, 21

xor, 21	eq, 79
getValue, 21	ge, 79
vagen.veriloga.BoolVar, 22	gt, 79
init, 23	init, 78
eq, 23	invert, 80
toggle, 23	le, 80
vagen.veriloga.Branch, 24	lshift, 80
init, 24	lt, 81
vagen.veriloga.CaseClass, 27	mod, 81
init, 28	mul, 81 ne, 81
append, 28 getBlockList, 28	neg, 82
getVA, 29	
vagen.veriloga.Cmd, 30	, 62 pos, 82
init, 31	pos, 82 pow, 83
, 01 str, 31	pow, 50 radd, 83
getVA, 32	rand, 83
vagen.veriloga.CmdList, 32	rlshift, 83
init, 33	rmod, 84
, oo str, 33	rmul , 84
append, 34	, e · ror, 84
flat, 34	rpow, 85
getVA, 34	rrshift, 85
vagen.veriloga.Cond, 35	rshift, 85
init, 36	rsub, 85
append, 36	rtruediv, 86
Else, 36	rxor, <mark></mark>
getBlock, 37	str, 86
getCond, 37	, 87
getVA, 37	truediv, 87
vagen.veriloga.Cross, 38	xor, 87
init, 38	getValue, 87
vagen.veriloga.Electrical, 54	vagen.veriloga.IntegerVar, 88
init, 55	init, 89
getName, 55	dec, 89
iAttr, 55	eq, <mark>89</mark>
iCont, 56	inc, 90
ilnd, 56	vagen.veriloga.Module, 95
vAttr, 56	init, 96
vCont, 57	addNode, 96
vInd, 57	analog, 97
vagen.veriloga.Event, 57	beginningAnalog, 97
init, 58	electrical, 97
or, 59	endAnalog, 97
str, 59	fixName, 98
vagen.veriloga.FinalStep, 59	getModuleName, 98
init, 60	getVA, 98
vagen.veriloga.ForLoop, 60	par, 98
init, 62	var, 99
getCond, 62	vagen.veriloga.Real, 99
getInc, 62	abs, 101
getStart, 63	add, 101
vagen.veriloga.InitialStep, 75	eq, 102
init, 75	ge, 102
vagen.veriloga.Integer, 76	gt, 102
_abs, 78	init, 101
add, 78	le, 102
and, 79	lt, 103

mul, 103	checkNumber, 147
ne, 103	checkReal, 147
neg, 104	checkType, 147
pos, 104	cos, 147
pow, 104	cosh, 148
radd, 104	ddt, 148
rmul, 105	Discontinuity, 148
rpow, 105	exp, 149
rsub, 105	expDistInt, 149
rtruediv, 106	expDistReal, 149
str, 106	Fclose, 149
sub, 106	Finish, 150
truediv, 106	floor, 150
getValue, 108	Fopen, 150
vagen.veriloga.RealVar, 108	For, 150
init , 109	Fstrobe, 151
eq, 109	Fwrite, 151
vagen.veriloga.RepeatLoop, 110	gaussDistInt, 151
init, 111	gaussDistReal, 152
getN, 112	hypot, 152
vagen.veriloga.Timer, 119	idt, 152
init, 120	If, 153
vagen.veriloga.WaitAnalogEvent, 125	lastCrossing, 153
init, 127	limexp, 153
vagen.veriloga.WhileLoop, 132	In, 153
init, 133	log, 154
getCond, 134	parseBool, 154
var	parseInteger, 154
vagen.hilevelmod.HiLevelMod, 69	parseNumber, 155
vagen.mevennod.micevennod, 69 vagen.veriloga.Module, 99	parseReal, 155
vagen.vernoga.iviodule, 99 vAttr	paiseneal, 133 poissonDistInt, 155
	poissonDistReal, 155
vagen.veriloga.Electrical, 56	random, 156
vCont	
vagen.veriloga.Electrical, 57	Repeat, 156
vagan hilayalmad Hil ayalMad, 70	sin, 156
vagen.hilevelmod.HiLevelMod, 70	sinh, 156
veriloga.py, 136	slew, 157
absDelay, 141	sqrt, 157
acos, 141	Strobe, 157
acosh, 141	tan, 158
acStim, 142	tanh, 158
analysis, 142	temp, 161
anaTypes, 161	ternary, 158
asin, 142	transition, 158
asinh, 143	uDistInt, 159
At, 143	uDistReal, 159
atan, 143	unfoldParams, 160
atan2, 143	unfoldSimTypes, 160
atanh, 144	While, 160
block, 144	Write, 160
blockComment, 144	vInd
BoundStep, 144	vagen.veriloga.Electrical, 57
Case, 145	While
ceil, 145	veriloga.py, 160
checkBool, 145	Write
checkInstance, 146	veriloga.py, 160
checkInteger, 146	write
checkNotInstance, 146	vagen.hilevelmod.DigBusOut, 46
	vagoni movomodi bigbasout, 40

vagen.hilevelmod.DigOut, 54