VAGEN: verilogA generator written in python

Generated by Doxygen 1.9.1

1 VAGEN - VerilogA generator	1
1.1 Description	1
1.2 License	1
2 Namespace Index	3
2.1 Namespace List	3
3 Hierarchical Index	5
3.1 Class Hierarchy	5
4 Class Index	7
4.1 Class List	7
5 File Index	9
5.1 File List	9
6 Namespace Documentation	11
6.1 vagen Namespace Reference	11
6.1.1 Detailed Description	11
7 Class Documentation	13
7.1 vagen.veriloga.Above Class Reference	13
7.1.1 Detailed Description	14
7.1.2 Constructor & Destructor Documentation	14
7.1.2.1init()	14
7.2 vagen.veriloga.Block Class Reference	14
7.2.1 Detailed Description	15
7.2.2 Constructor & Destructor Documentation	15
7.2.2.1init()	15
7.2.3 Member Function Documentation	16
7.2.3.1 getHeader()	16
7.2.3.2 getVA()	16
7.3 vagen.veriloga.Bool Class Reference	16
7.3.1 Detailed Description	17
7.3.2 Constructor & Destructor Documentation	17
7.3.2.1init()	17
7.3.3 Member Function Documentation	18
7.3.3.1and()	18
7.3.3.2eq()	18
7.3.3.3invert()	18
7.3.3.4ne()	18
7.3.3.5or()	20
7.3.3.6rand()	20
7.3.3.7ror()	20

7.3.3.8rxor()	. 21
7.3.3.9str()	. 21
7.3.3.10xor()	. 21
7.3.3.11 getPrecedence()	. 21
7.3.3.12 getValue()	. 22
7.4 vagen.veriloga.BoolVar Class Reference	. 22
7.4.1 Detailed Description	. 23
7.4.2 Constructor & Destructor Documentation	. 23
7.4.2.1init()	. 23
7.4.3 Member Function Documentation	. 23
7.4.3.1 eq()	. 23
7.4.3.2 toggle()	. 25
7.5 vagen.veriloga.Branch Class Reference	. 25
7.5.1 Detailed Description	. 26
7.5.2 Constructor & Destructor Documentation	. 26
7.5.2.1init()	. 26
7.6 vagen.hilevelmod.Bus Class Reference	. 26
7.6.1 Detailed Description	. 27
7.6.2 Constructor & Destructor Documentation	. 27
7.6.2.1init()	. 28
7.6.3 Member Function Documentation	. 28
7.6.3.1getitem()	. 28
7.6.3.2 append()	. 28
7.7 vagen.veriloga.CaseClass Class Reference	. 28
7.7.1 Detailed Description	. 29
7.7.2 Constructor & Destructor Documentation	. 29
7.7.2.1init()	. 30
7.7.3 Member Function Documentation	. 30
7.7.3.1 append()	. 30
7.7.3.2 getBlockList()	. 30
7.7.3.3 getVA()	. 30
7.8 vagen.hilevelmod.Clock Class Reference	. 31
7.8.1 Detailed Description	. 31
7.8.2 Constructor & Destructor Documentation	. 31
7.8.2.1init()	. 31
7.8.3 Member Function Documentation	. 32
7.8.3.1 off()	. 32
7.8.3.2 on()	. 32
7.9 vagen.veriloga.Cmd Class Reference	. 32
7.9.1 Detailed Description	. 33
7.9.2 Constructor & Destructor Documentation	. 33
7.9.2.1 <u>init</u> ()	. 33

7.9.3 Member Function Documentation	33
7.9.3.1str()	33
7.9.3.2 getVA()	33
7.10 vagen.veriloga.CmdList Class Reference	34
7.10.1 Detailed Description	35
7.10.2 Constructor & Destructor Documentation	35
7.10.2.1init()	35
7.10.3 Member Function Documentation	35
7.10.3.1 <u>str</u> ()	35
7.10.3.2 append()	35
7.10.3.3 flat()	35
7.10.3.4 getVA()	36
7.11 vagen.veriloga.Cond Class Reference	36
7.11.1 Detailed Description	37
7.11.2 Constructor & Destructor Documentation	37
7.11.2.1init()	37
7.11.3 Member Function Documentation	38
7.11.3.1 append()	38
7.11.3.2 Else()	38
7.11.3.3 getBlock()	38
7.11.3.4 getCond()	39
7.11.3.5 getVA()	39
7.12 vagen.veriloga.Cross Class Reference	39
7.12.1 Detailed Description	40
7.12.2 Constructor & Destructor Documentation	40
7.12.2.1init()	40
7.13 vagen.hilevelmod.DigBusIn Class Reference	40
7.13.1 Detailed Description	42
7.13.2 Constructor & Destructor Documentation	42
7.13.2.1init()	42
7.13.3 Member Function Documentation	42
7.13.3.1 read()	42
7.14 vagen.hilevelmod.DigBusInOut Class Reference	42
7.14.1 Detailed Description	44
7.14.2 Constructor & Destructor Documentation	44
7.14.2.1init()	44
7.14.3 Member Function Documentation	44
7.14.3.1 hiZ()	44
7.14.3.2 lowZ()	44
7.15 vagen.hilevelmod.DigBusOut Class Reference	45
7.15.1 Detailed Description	46
7 15 2 Constructor & Destructor Documentation	46

7.15.2.1init()	46
7.15.3 Member Function Documentation	46
7.15.3.1 setDelay()	46
7.15.3.2 setRiseFall()	46
7.15.3.3 toggle()	47
7.15.3.4 write()	47
7.16 vagen.hilevelmod.DigIn Class Reference	47
7.16.1 Detailed Description	48
7.16.2 Constructor & Destructor Documentation	49
7.16.2.1init()	49
7.16.3 Member Function Documentation	49
7.16.3.1 read()	49
7.17 vagen.hilevelmod.DigInOut Class Reference	50
7.17.1 Detailed Description	51
7.17.2 Constructor & Destructor Documentation	51
7.17.2.1init()	51
7.17.3 Member Function Documentation	52
7.17.3.1 hiZ()	52
7.17.3.2 lowZ()	52
7.18 vagen.hilevelmod.DigOut Class Reference	52
7.18.1 Detailed Description	54
7.18.2 Constructor & Destructor Documentation	54
7.18.2.1init()	54
7.18.3 Member Function Documentation	54
7.18.3.1 getST()	55
7.18.3.2 setDelay()	55
7.18.3.3 setRiseFall()	55
7.18.3.4 toggle()	55
7.18.3.5 write()	56
7.19 vagen.veriloga.Electrical Class Reference	56
7.19.1 Detailed Description	57
7.19.2 Constructor & Destructor Documentation	57
7.19.2.1init()	57
7.19.3 Member Function Documentation	57
7.19.3.1 getName()	57
7.19.3.2 iAttr()	58
7.19.3.3 iCont()	58
7.19.3.4 iInd()	58
7.19.3.5 vAttr()	58
7.19.3.6 vCont()	59
7.19.3.7 vlnd()	59
7.20 vagen.veriloga.Event Class Reference	60

7.20.1 Detailed Description	6	60
7.20.2 Constructor & Destructor Documentation	6	60
7.20.2.1init()	6	61
7.20.3 Member Function Documentation	6	61
7.20.3.1or()	6	61
7.20.3.2 <u>str_()</u>	6	61
7.21 vagen.veriloga.FinalStep Class Reference	6	61
7.21.1 Detailed Description	6	62
7.21.2 Constructor & Destructor Documentation	6	62
7.21.2.1init()	6	62
7.22 vagen.veriloga.ForLoop Class Reference	6	63
7.22.1 Detailed Description	6	64
7.22.2 Constructor & Destructor Documentation	6	64
7.22.2.1init()	6	64
7.22.3 Member Function Documentation	6	65
7.22.3.1 getCond()	6	65
7.22.3.2 getInc()	6	65
7.22.3.3 getStart()	6	65
7.23 vagen.hilevelmod.HiLevelMod Class Reference	6	66
7.23.1 Detailed Description	6	67
7.23.2 Constructor & Destructor Documentation	6	67
7.23.2.1init()	6	67
7.23.3 Member Function Documentation	6	68
7.23.3.1 clock()	6	68
7.23.3.2 dig()	6	68
7.23.3.3 getEqs()	6	69
7.23.3.4 getOcn()	6	69
7.23.3.5 idc()	6	69
7.23.3.6 marker()	7	70
7.23.3.7 seq()	7	70
7.23.3.8 seqNested()	7	70
7.23.3.9 smu()	7	71
7.23.3.10 sw()	7	71
7.23.3.11 var()	7	72
7.23.3.12 vdc()	7	72
7.24 vagen.hilevelmod.ldc Class Reference	7	73
7.24.1 Detailed Description	7	74
7.24.2 Constructor & Destructor Documentation	7	74
7.24.2.1init()	7	74
7.24.3 Member Function Documentation		74
7.24.3.1 applyI()	7	74
7.24.3.2 setRiseFall()	7	75

7.25 vagen.hilevelmod.ldcBus Class Reference	75
7.25.1 Detailed Description	76
7.25.2 Constructor & Destructor Documentation	76
7.25.2.1init()	76
7.25.3 Member Function Documentation	76
7.25.3.1 applyI()	77
7.25.3.2 setRiseFall()	77
7.26 vagen.veriloga.InitialStep Class Reference	77
7.26.1 Detailed Description	78
7.26.2 Constructor & Destructor Documentation	78
7.26.2.1init()	78
7.27 vagen.veriloga.Integer Class Reference	78
7.27.1 Detailed Description	80
7.27.2 Constructor & Destructor Documentation	80
7.27.2.1init()	81
7.27.3 Member Function Documentation	81
7.27.3.1abs()	81
7.27.3.2add()	81
7.27.3.3and()	81
7.27.3.4eq()	82
7.27.3.5 <u>ge</u> ()	82
7.27.3.6 <u>gt</u> ()	82
7.27.3.7invert()	83
7.27.3.8 <u>le_()</u>	83
7.27.3.9lshift()	83
7.27.3.10lt()	83
7.27.3.11mod()	85
7.27.3.12mul()	85
7.27.3.13ne()	85
7.27.3.14neg()	86
7.27.3.15or()	86
7.27.3.16pos()	86
7.27.3.17pow()	86
7.27.3.18radd()	87
7.27.3.19rand()	87
7.27.3.20rlshift()	87
7.27.3.21 <u>rmod()</u>	88
7.27.3.22rmul()	88
7.27.3.23ror()	88
7.27.3.24rpow()	88
7.27.3.25rrshift()	89
7.27.3.26rshift()	89

7.27.3.27 <u>rsub</u> ()	39
7.27.3.28rtruediv()	90
7.27.3.29rxor()	90
7.27.3.30str()	90
7.27.3.31sub()	90
7.27.3.32truediv()	92
7.27.3.33xor()	92
7.27.3.34 getPrecedence()	92
7.27.3.35 getValue()	93
	93
7.28.1 Detailed Description	94
7.28.2 Constructor & Destructor Documentation	94
7.28.2.1init()	94
7.28.3 Member Function Documentation	94
7.28.3.1 dec()	94
7.28.3.2 eq()	94
7.28.3.3 inc()	95
7.29 vagen.hilevelmod.Mark Class Reference	95
·	96
7.29.2 Constructor & Destructor Documentation	96
7.29.2.1init()	96
7.29.3 Member Function Documentation	96
7.29.3.1 <u>str</u> ()	97
7.29.3.2 getCmd()	97
7.29.3.3 getVA()	97
7.30 vagen.hilevelmod.Marker Class Reference	97
7.30.1 Detailed Description	98
7.30.2 Constructor & Destructor Documentation	98
7.30.2.1init()	98
7.30.3 Member Function Documentation	98
7.30.3.1 getEqs()	98
7.30.3.2 getName()	99
7.30.3.3 high()	99
7.30.3.4 low()	99
7.30.3.5 mark()	99
7.31 vagen.veriloga.Module Class Reference)0
7.31.1 Detailed Description)1
7.31.2 Constructor & Destructor Documentation)1
7.31.2.1init())1
7.31.3 Member Function Documentation	
7.31.3.1 addNode())1
7.31.3.2 analog()	12

7.31.3.3 beginningAnalog()
7.31.3.4 electrical()
7.31.3.5 endAnalog()
7.31.3.6 fixName()
7.31.3.7 getModuleName()
7.31.3.8 getVA()
7.31.3.9 par()
7.31.3.10 var()
7.32 vagen.veriloga.Real Class Reference
7.32.1 Detailed Description
7.32.2 Constructor & Destructor Documentation
7.32.2.1init()
7.32.3 Member Function Documentation
7.32.3.1 <u>abs</u> ()
7.32.3.2 <u>add</u> ()
7.32.3.3 <u>eq_()</u>
7.32.3.4 <u>ge</u> ()
7.32.3.5 <u>gt</u> ()
7.32.3.6 <u>le ()</u>
7.32.3.7 <u>lt</u> ()
7.32.3.8mul()
7.32.3.9ne()
7.32.3.10neg()
7.32.3.11pos()
7.32.3.12pow()
7.32.3.13 <u>radd</u> ()
7.32.3.14 <u>rmul()</u>
7.32.3.15 <u>rpow</u> ()
7.32.3.16 <u>rsub</u> ()
7.32.3.17rtruediv()
7.32.3.18 <u>str</u> ()
7.32.3.19 <u>sub</u> ()
7.32.3.20truediv()
7.32.3.21 getPrecedence()
7.32.3.22 getValue()
7.33 vagen.veriloga.RealVar Class Reference
7.33.1 Detailed Description
7.33.2 Constructor & Destructor Documentation
7.33.2.1init()
7.33.3 Member Function Documentation
7.33.3.1 eq()
7.34 yagan yarilaga Ranaati oon Class Rafaransa

7.34.1 Detailed Description
7.34.2 Constructor & Destructor Documentation
7.34.2.1init()
7.34.3 Member Function Documentation
7.34.3.1 getN()
7.35 vagen.hilevelmod.Smu Class Reference
7.35.1 Detailed Description
7.35.2 Constructor & Destructor Documentation
7.35.2.1init()
7.35.3 Member Function Documentation
7.35.3.1 applyI()
7.35.3.2 applyR()
7.35.3.3 applyV()
7.36 vagen.hilevelmod.SmuBus Class Reference
7.36.1 Detailed Description
7.36.2 Constructor & Destructor Documentation
7.36.2.1init()
7.36.3 Member Function Documentation
7.36.3.1 applyl()
7.36.3.2 applyR()
7.36.3.3 applyV()
7.37 vagen.hilevelmod.Sw Class Reference
7.37.1 Detailed Description
7.37.2 Constructor & Destructor Documentation
7.37.2.1init()
7.37.3 Member Function Documentation
7.37.3.1 setCond()
7.37.3.2 setRiseFall()
7.38 vagen.veriloga.Timer Class Reference
7.38.1 Detailed Description
7.38.2 Constructor & Destructor Documentation
7.38.2.1init()
7.39 vagen.hilevelmod.Vdc Class Reference
7.39.1 Detailed Description
7.39.2 Constructor & Destructor Documentation
7.39.2.1init()
7.39.3 Member Function Documentation
7.39.3.1 applyV()
7.39.3.2 setRiseFall()
7.40 vagen.hilevelmod.VdcBus Class Reference
7.40.1 Detailed Description
7.40.2 Constructor & Destructor Documentation

7.40.2.1init()	 . 129
7.40.3 Member Function Documentation	 . 129
7.40.3.1 applyV()	 . 130
7.40.3.2 setRiseFall()	 . 130
7.41 vagen.veriloga.WaitAnalogEvent Class Reference	 . 130
7.41.1 Detailed Description	 . 132
7.41.2 Constructor & Destructor Documentation	 . 132
7.41.2.1init()	 . 132
7.42 vagen.hilevelmod.WaitSignal Class Reference	 . 132
7.42.1 Detailed Description	 . 133
7.42.2 Constructor & Destructor Documentation	 . 133
7.42.2.1init()	 . 133
7.42.3 Member Function Documentation	 . 133
7.42.3.1str()	 . 134
7.42.3.2 getEvnt()	 . 134
7.42.3.3 getVA()	 . 134
7.43 vagen.hilevelmod.WaitUs Class Reference	 . 134
7.43.1 Detailed Description	 . 135
7.43.2 Constructor & Destructor Documentation	 . 135
7.43.2.1init()	 . 136
7.43.3 Member Function Documentation	 . 136
7.43.3.1 <u>str</u> ()	 . 136
7.43.3.2 getDelay()	 . 136
7.43.3.3 getVA()	 . 136
7.44 vagen.veriloga.WhileLoop Class Reference	 . 137
7.44.1 Detailed Description	 . 138
7.44.2 Constructor & Destructor Documentation	 . 138
7.44.2.1init()	 . 138
7.44.3 Member Function Documentation	 . 139
7.44.3.1 getCond()	 . 139
8 File Documentation	141
8.1 hilevelmod.py File Reference	
8.1.1 Detailed Description	
8.1.2 License	
8.2 veriloga.py File Reference	
8.2.1 Detailed Description	
8.2.2 License	
8.2.3 Function Documentation	
8.2.3.1 absDelay()	
8.2.3.2 acos()	
8.2.3.3 acosh()	

8.2.3.4 acStim()
8.2.3.5 analysis()
8.2.3.6 asin()
8.2.3.7 asinh()
8.2.3.8 At()
8.2.3.9 atan()
8.2.3.10 atan2()
8.2.3.11 atanh()
8.2.3.12 binary()
8.2.3.13 block()
8.2.3.14 blockComment()
8.2.3.15 BoundStep()
8.2.3.16 Case()
8.2.3.17 ceil()
8.2.3.18 checkBool()
8.2.3.19 checkInstance()
8.2.3.20 checkInteger()
8.2.3.21 checkNotInstance()
8.2.3.22 checkNumber()
8.2.3.23 checkReal()
8.2.3.24 checkType()
8.2.3.25 cos()
8.2.3.26 cosh()
8.2.3.27 ddt()
8.2.3.28 Discontinuity()
8.2.3.29 Error()
8.2.3.30 exp()
8.2.3.31 expDistInt()
8.2.3.32 expDistReal()
8.2.3.33 Fatal()
8.2.3.34 Fclose()
8.2.3.35 Finish()
8.2.3.36 floor()
8.2.3.37 Fopen()
8.2.3.38 For()
8.2.3.39 Fstrobe()
8.2.3.40 Fwrite()
8.2.3.41 gaussDistInt()
8.2.3.42 gaussDistReal()
8.2.3.43 hypot()
8.2.3.44 idt()
8.2.3.45 lf()

8.2.3.46 lastCrossing()	160
8.2.3.47 limexp()	160
8.2.3.48 ln()	161
8.2.3.49 log()	161
8.2.3.50 parseBool()	161
8.2.3.51 parseInteger()	162
8.2.3.52 parseNumber()	162
8.2.3.53 parseReal()	162
8.2.3.54 poissonDistInt()	162
8.2.3.55 poissonDistReal()	163
8.2.3.56 random()	163
8.2.3.57 Repeat()	163
8.2.3.58 sin()	164
8.2.3.59 sinh()	164
8.2.3.60 slew()	164
8.2.3.61 smooth()	164
8.2.3.62 sqrt()	165
8.2.3.63 Strobe()	165
8.2.3.64 tan()	165
8.2.3.65 tanh()	166
8.2.3.66 ternary()	166
8.2.3.67 transition()	166
8.2.3.68 uDistInt()	
8.2.3.69 uDistReal()	167
8.2.3.70 unary()	167
8.2.3.71 unfoldParams()	168
8.2.3.72 unfoldSimTypes()	168
8.2.3.73 While()	168
8.2.3.74 Write()	168
8.2.4 Variable Documentation	169
8.2.4.1 anaTypes	169
8.2.4.2 opPrecedence	169
8.2.4.3 temp	169
Index	171

VAGEN - VerilogA generator

1.1 Description

vagen is a verilogA generator that can be used for transient verification and modeling of complex analog IPs. It provides a wide range of basic models with voltage sources, current sources, digital interfaces, clocks, switches, and source measure units that you can use to build your model upon.

1.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

14/02/23 13:37:31

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER

DEALINGS IN THE SOFTWARE.

Namespace Index

2.1 Namespace List

Here is a lis	it of all documented na	amespaces with b	rief descriptio	ns:		
vagen						
	VerilogA generator					- 1

4 Namespace Index

Hierarchical Index

3.1 Class Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

vagen.veriloga.Bool
vagen.veriloga.BoolVar
vagen.hilevelmod.Clock
vagen.veriloga.Cmd
vagen.hilevelmod.Mark
vagen.hilevelmod.WaitSignal
vagen.hilevelmod.WaitUs
vagen.veriloga.CaseClass
vagen.veriloga.CmdList
vagen.veriloga.Block
vagen.veriloga.ForLoop
vagen.veriloga.RepeatLoop
vagen.veriloga.WaitAnalogEvent
vagen.veriloga.WhileLoop
vagen.veriloga.Cond
vagen.veriloga.Electrical
vagen.hilevelmod.DigIn
vagen.hilevelmod.DigInOut
vagen.hilevelmod.DigOut
vagen.hilevelmod.DigInOut
vagen.hilevelmod.ldc
vagen.hilevelmod.Smu
vagen.hilevelmod.Vdc
vagen.veriloga.Branch
vagen.veriloga.Event
vagen.veriloga.Above
vagen.veriloga.Cross
vagen.veriloga.FinalStep
vagen.veriloga.InitialStep
vagen.veriloga.Timer
vagen.veriloga.Integer
vagen.veriloga.IntegerVar
list

6 Hierarchical Index

vagen.hilevelmod.Bus	26
vagen.hilevelmod.DigBusIn	40
vagen.hilevelmod.DigBusInOut	42
vagen.hilevelmod.DigBusOut	45
vagen.hilevelmod.DigBusInOut	42
vagen.hilevelmod.ldcBus	75
vagen.hilevelmod.SmuBus	120
vagen.hilevelmod.VdcBus	128
vagen.veriloga.CmdList	34
vagen.hilevelmod.Marker	97
vagen.veriloga.Module	100
vagen.hilevelmod.HiLevelMod	66
vagen.veriloga.Real	104
vagen.veriloga.RealVar	113
vagen.hilevelmod.Sw	123

Class Index

4.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

vagen.veriloga.Above	
Above Class	13
vagen.veriloga.Block	
Command Block Class	14
vagen.veriloga.Bool	
Class of Bool operators	16
vagen.veriloga.BoolVar	
Boolean variable class	22
vagen.veriloga.Branch	
Branch class	25
vagen.hilevelmod.Bus	
Bus class	26
vagen.veriloga.CaseClass	
Condition Class	28
vagen.hilevelmod.Clock	
Clock class	31
vagen.veriloga.Cmd	
Command class	32
vagen.veriloga.CmdList	
Command List class	34
vagen.veriloga.Cond	
Condition Class	36
vagen.veriloga.Cross	
Cross Class	39
vagen.hilevelmod.DigBusIn	
DigBusIn class	40
vagen.hilevelmod.DigBusInOut	
DigBusInOut class	42
vagen.hilevelmod.DigBusOut	
DigBusOut class	45
vagen.hilevelmod.DigIn	
DigIn class	47
vagen.hilevelmod.DigInOut	
DigInOut class	50
vagen.hilevelmod.DigOut	
DigOut class	52

8 Class Index

vagen.veriloga.Electrical	
Class of Electrical signals	56
vagen.veriloga.Event	
Class of events	60
vagen.veriloga.FinalStep	
FinalStep class	61
vagen.veriloga.ForLoop	
ForLoop class	63
vagen.hilevelmod.HiLevelMod	
HiLevelMod class	66
vagen.hilevelmod.ldc	
ldc class	73
vagen.hilevelmod.ldcBus	
IdcBus class	75
vagen.veriloga.InitialStep	
InitialStep class	77
vagen.veriloga.Integer	
Class of Integer operators	78
vagen.veriloga.IntegerVar	
Integer variable class	93
vagen.hilevelmod.Mark	50
Mark command class	95
vagen.hilevelmod.Marker	33
Marker class	97
vagen.veriloga.Module	91
VerilogA class	100
vagen.veriloga.Real	100
Class of Real operators	104
·	104
vagen.veriloga.RealVar	440
Real variable class	113
vagen.veriloga.RepeatLoop	
RepeatLoop class	
115	
vagen.hilevelmod.Smu	44-
Smu class	117
vagen.hilevelmod.SmuBus	
SmuBus class	120
vagen.hilevelmod.Sw	
Sw class	123
vagen.veriloga.Timer	
Timer Class	124
vagen.hilevelmod.Vdc	
Vdc class	126
vagen.hilevelmod.VdcBus	
VdcBus class	128
vagen.veriloga.WaitAnalogEvent	
Wait analog event class	130
vagen.hilevelmod.WaitSignal	
WaitSignal command class	132
vagen.hilevelmod.WaitUs	
WaitUs command class	134
vagen.veriloga.WhileLoop	
WhileLoop class	137

File Index

5.1 File List

Here is a list of all documented files with brief descriptions:

niieveimoa.py															
Hi level modeling	 				 			 		 					141
veriloga.py															
VerilogA modeling	 		 		 			 		 					142

10 File Index

Namespace Documentation

6.1 vagen Namespace Reference

VerilogA generator.

6.1.1 Detailed Description


VerilogA generator.

Class Documentation


7.1 vagen.veriloga.Above Class Reference

Above Class.

Inheritance diagram for vagen.veriloga.Above:



Collaboration diagram for vagen.veriloga.Above:



Public Member Functions

```
    def __init__ (self, expr, *pars)
    Constructor.
```

Additional Inherited Members

7.1.1 Detailed Description

Above Class.

7.1.2 Constructor & Destructor Documentation

Constructor.

Parameters

self	object pointer
expr	Real class or build-in real representing the expression
*pars	optional Real or build-in real parameters timeTol and expTol in this order

The documentation for this class was generated from the following file:

veriloga.py


7.2 vagen.veriloga.Block Class Reference

Command Block Class.

Inheritance diagram for vagen.veriloga.Block:



Collaboration diagram for vagen.veriloga.Block:



Public Member Functions

def __init__ (self, header, *cmds)
 Constructor.

def getHeader (self)

Return the header of a block command.

def getVA (self, padding)

Return the VA verilog command.

Public Attributes

header

7.2.1 Detailed Description

Command Block Class.

7.2.2 Constructor & Destructor Documentation

Parameters

self	object pointer
header	header of the command block
*cmds	variable number of Cmd or CmdList to be added

Reimplemented in vagen.veriloga.RepeatLoop, vagen.veriloga.WaitAnalogEvent, and vagen.veriloga.WhileLoop.

7.2.3 Member Function Documentation

7.2.3.1 getHeader()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Block.getHeader \ ( \\ self \ ) \end{tabular}
```

Return the header of a block command.

Parameters

self	object pointer
------	----------------

Returns

header o the block

7.2.3.2 getVA()

Return the VA verilog command.

Parameters

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.CmdList.


The documentation for this class was generated from the following file:

· veriloga.py

7.3 vagen.veriloga.Bool Class Reference

Class of Bool operators.

Inheritance diagram for vagen.veriloga.Bool:



Public Member Functions

```
• def __init__ (self, value, precedence=0)
      Constructor.
• def getPrecedence (self)
      Return the last operator precedence.

    def getValue (self)

      Return the operator value.
• def __and__ (self, other)
      And logic override.
• def __rand__ (self, other)
      Reverse and logic override.
• def __or__ (self, other)
      Or logic override.
def __ror__ (self, other)
      Reverse or logic override.
• def __xor__ (self, other)
      Xor logic override.
def __rxor__ (self, other)
      Reverse xor logic override.
def __invert__ (self)
      Inversion override.

    def __str__ (self)

      str override

 def __eq_ (self, other)

      Equal override.

    def __ne__ (self, other)

      Not equal override.
```

Public Attributes

- precedence
- value

7.3.1 Detailed Description

Class of Bool operators.

7.3.2 Constructor & Destructor Documentation

Parameters

Self	The object pointer.
Value	String representing a Real expression, an Integer, a Bool, or a value that can be converted to Bool.

7.3.3 Member Function Documentation

```
7.3.3.1 __and__()
```

```
def vagen.veriloga.Bool.__and__ ( self, \\ other \ )
```

And logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the and operation.

7.3.3.2 __eq__()

```
def vagen.veriloga.Bool.\_eq\_ ( self, other )
```

Equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.3.3.3 __invert__()

Inversion override.

Parameters

Self	Object pointer.

Returns

Expression representing inversion.

7.3.3.4 __ne__()

7.3 vagen.veriloga.Bool Class Re

Not equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

```
7.3.3.5 __or__()
```

Or logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the or operation.

7.3.3.6 __rand__()

Reverse and logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the and operation.

7.3.3.7 __ror__()

Reverse or logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the or operation.

7.3.3.8 __rxor__()

Reverse xor logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the exclusive or operation.

7.3.3.9 __str__()

```
def vagen.veriloga.Bool.__str__ ( self \ )
```

str override

Parameters

```
Self Object pointer.
```

Returns

String representing the expression

7.3.3.10 __xor__()

Xor logic override.

Parameters

Self	First operand object pointer.
Other	Second operand.

Returns

Result of the exclusive or operation.

7.3.3.11 getPrecedence()

```
\begin{tabular}{ll} \tt def vagen.veriloga.Bool.getPrecedence ( \\ self ) \end{tabular}
```

Return the last operator precedence.

Parameters

self The object pointer.

Returns

int representing the precedence

7.3.3.12 getValue()

```
\begin{tabular}{ll} \tt def vagen.veriloga.Bool.getValue ( \\ & self ) \end{tabular}
```

Return the operator value.

Parameters

Self The object pointer.

Returns

String representing the **Bool** expression.


The documentation for this class was generated from the following file:

veriloga.py


7.4 vagen.veriloga.BoolVar Class Reference

Boolean variable class.

Inheritance diagram for vagen.veriloga.BoolVar:



Collaboration diagram for vagen.veriloga.BoolVar:



Public Member Functions

```
• def __init__ (self, value)
```

Constructor.

• def toggle (self)

Toogle.

• def eq (self, value)

Atribution.

Additional Inherited Members

7.4.1 Detailed Description

Boolean variable class.

7.4.2 Constructor & Destructor Documentation

```
7.4.2.1 __init__()
```

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.BoolVar.\underline{\quad}$init\underline{\quad}$ ( \\ $\operatorname{\it self},$ \\ $\operatorname{\it value}$ ) \\ \\ \begin{tabular}{ll} $\operatorname{Constructor}. \end{tabular}
```

Parameters

self	object pointer
value	string representing the value

7.4.3 Member Function Documentation

7.4.3.1 eq()

```
def vagen.veriloga.BoolVar.eq ( self, value )
```

Atribution.

Parameters

self	object pointer
value	A number representing the value

Returns

Return a command representing the attribution to a variable

7.4.3.2 toggle()

```
\label{eq:continuous} \mbox{def vagen.veriloga.BoolVar.toggle (} \\ self \mbox{)}
```

Toogle.

Parameters

self	object pointer
------	----------------

Returns

Return a command representing the state toggle


The documentation for this class was generated from the following file:

· veriloga.py


7.5 vagen.veriloga.Branch Class Reference

Branch class

Inheritance diagram for vagen.veriloga.Branch:



Collaboration diagram for vagen.veriloga.Branch:



Public Member Functions

```
    def __init__ (self, node1, node2)
    constructor
```

Additional Inherited Members

7.5.1 Detailed Description

Branch class.

7.5.2 Constructor & Destructor Documentation

Parameters

self	The object pointer.
node1	Electrical signal representing the first node
node2	Electrical signal representing the second node


The documentation for this class was generated from the following file:

veriloga.py


7.6 vagen.hilevelmod.Bus Class Reference

Bus class.

Inheritance diagram for vagen.hilevelmod.Bus:



Collaboration diagram for vagen.hilevelmod.Bus:



Public Member Functions

- def __init__ (self, Type, busType)
 - Constructor.
- def <u>getitem</u> (self, key)

Slice override.

• def append (self, item)

Append override.

Public Attributes

- Type
- busType

7.6.1 Detailed Description

Bus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.6.2 Constructor & Destructor Documentation

7.6.2.1 __init__()

Constructor.

Parameters

self	The object pointer.
Туре	Type of the bus elements
busType	Type of the bus

7.6.3 Member Function Documentation

7.6.3.1 __getitem__()

```
def vagen.hilevelmod.Bus.__getitem__ ( self, \\ key \ )
```

Slice override.

Override the slice operator, so it will be in the format [msb:lsb:step]

Parameters

self	The object pointer.
key	Key can be an slice or index

Returns

Another bus or an element.

7.6.3.2 append()

```
def vagen.hilevelmod.Bus.append ( self, \\ item )
```

Append override.

Parameters

	self	The object pointer.
ſ	item	Item to be appended to the bus


The documentation for this class was generated from the following file:

· hilevelmod.py


7.7 vagen.veriloga.CaseClass Class Reference

Condition Class.

Inheritance diagram for vagen.veriloga.CaseClass:



Collaboration diagram for vagen.veriloga.CaseClass:



Public Member Functions

- def __init__ (self, test, *cmds)
 - Constructor.
- def getBlockList (self)

Return the list of block of commands.

- def append (self, *cmds)
 - Add command.
- def getVA (self, padding)

Return the VA verilog command.

Public Attributes

- test
- cmds

7.7.1 Detailed Description

Condition Class.

It is used by the function Case in order to provide the case structure

7.7.2 Constructor & Destructor Documentation

7.7.2.1 __init__()

Constructor.

Parameters

self	object pointer	
test	Must be Integer, Bool, or Real	
*cmds	variable number of tupples containing a condition and a command	

7.7.3 Member Function Documentation

7.7.3.1 append()

```
def vagen.veriloga.CaseClass.append ( self, \\ * cmds )
```

Add command.

Parameters

self	object pointer
*cmds	variable number of tupples containing a condition and a command

7.7.3.2 getBlockList()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.CaseClass.getBlockList \ (\\ self \ ) \end{tabular}
```

Return the list of block of commands.

Parameters

self object pointer

Returns

a list of block of commands

7.7.3.3 getVA()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.CaseClass.getVA \ ( \\ & self, \\ & padding \ ) \end{tabular}
```

Return the VA verilog command.

Parameters

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.Cmd.

The documentation for this class was generated from the following file:

· veriloga.py

7.8 vagen.hilevelmod.Clock Class Reference

Clock class.

Public Member Functions

```
    def __init__ (self, hiLevelMod, pin)
        Constructor.
    def on (self, frequency)
        Turn the clock generator on.
    def off (self)
```

Turn the clock generator off.

Public Attributes

- clockCount
- isOn
- halfPeriod
- · time
- at

Static Public Attributes

• int clockCount = 1

7.8.1 Detailed Description

Clock class.

7.8.2 Constructor & Destructor Documentation

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
pin	DigIn or DigInOut

7.8.3 Member Function Documentation

7.8.3.1 off()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Clock.off \ ( \\ self \ ) \end{tabular}
```

Turn the clock generator off.

Parameters

<i>self</i> T	he object pointer.
---------------	--------------------

7.8.3.2 on()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Clock.on \ ( \\ \it self, \\ \it frequency \ ) \end{tabular}
```

Turn the clock generator on.

Parameters

self	The object pointer.
frequency	frequency of the clock generator.


The documentation for this class was generated from the following file:

· hilevelmod.py

7.9 vagen.veriloga.Cmd Class Reference

Command class.

Inheritance diagram for vagen.veriloga.Cmd:



Public Member Functions

- def __init__ (self, cmd)
 Constructor.
- def __str__ (self)

Return string representation.

• def getVA (self, padding)

Return the VA verilog command.

Public Attributes

· cmd

7.9.1 Detailed Description

Command class.

7.9.2 Constructor & Destructor Documentation

Parameters

self	object pointer
cmd	command to be added to the va

Reimplemented in vagen.hilevelmod.WaitSignal, vagen.hilevelmod.WaitUs, and vagen.hilevelmod.Mark.

7.9.3 Member Function Documentation

Return string representation.

Parameters

self	object pointer

Returns

string representation

Reimplemented in vagen.veriloga.CmdList, vagen.hilevelmod.WaitUs, vagen.hilevelmod.WaitSignal, and vagen.hilevelmod.Mark.

7.9.3.2 getVA()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Cmd.getVA} & ( \\ & self, \\ & padding \end{tabular} \label{eq:constraints}
```

Return the VA verilog command.

Parameters

self	object pointer
padding	padding number of tabs by which the text will be right shifted

Generated by Doxygen

Returns

verilog command

Reimplemented in vagen.veriloga.CaseClass, vagen.veriloga.Cond, vagen.veriloga.Block, vagen.veriloga.CmdList, vagen.hilevelmod.WaitUs, vagen.hilevelmod.WaitSignal, and vagen.hilevelmod.Mark.

The documentation for this class was generated from the following file:

veriloga.py


7.10 vagen.veriloga.CmdList Class Reference

Command List class.

Inheritance diagram for vagen.veriloga.CmdList:



Collaboration diagram for vagen.veriloga.CmdList:



Public Member Functions

def __init__ (self, *cmds)

Constructor.

def __str__ (self)

Return string representation.

• def flat (self)

Return a flat command list Fatten.

• def append (self, *cmds)

append override

def getVA (self, padding)

Return the VA verilog command.

Additional Inherited Members

7.10.1 Detailed Description

Command List class.

7.10.2 Constructor & Destructor Documentation

Parameters

self	object pointer
cmds	commands to be added to the va

7.10.3 Member Function Documentation

```
7.10.3.1 __str__()
```

Return string representation.

Parameters

```
self object pointer
```

Returns

string representation

Reimplemented from vagen.veriloga.Cmd.

7.10.3.2 append()

```
def vagen.veriloga.CmdList.append ( self, \\ * cmds \; ) append override
```

Parameters

```
self object pointer
```

7.10.3.3 flat()

Return a flat command list Fatten.

Parameters

self object pointe	r
--------------------	---

Returns

flat command list. Only imediate CmdLists will be open.

7.10.3.4 getVA()

Return the VA verilog command.

Parameters

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.Cmd.

Reimplemented in vagen.veriloga.Block.


The documentation for this class was generated from the following file:

· veriloga.py


7.11 vagen.veriloga.Cond Class Reference

Condition Class.

Inheritance diagram for vagen.veriloga.Cond:



Collaboration diagram for vagen.veriloga.Cond:



Public Member Functions

```
• def __init__ (self, cond, *cmds)
```

Constructor.

def getCond (self)

Return the Cond condition.

def getBlock (self, state=True)

Return the block of commands for a given state.

• def append (self, state, *cmds)

Add command.

def Else (self, *cmds)

List of commands to be run when condition is false.

• def getVA (self, padding)

Return the VA verilog command.

Public Attributes

- cond
- cmdDict

7.11.1 Detailed Description

Condition Class.

It is used inside the function If in order to provide an If and else structure

7.11.2 Constructor & Destructor Documentation

* cmds)

Constructor.

Parameters

self	object pointer
------	----------------

Parameters

cond	condition that must be satisfied in order to run the sequence of commands in the block
*cmds variable number of Cmd or CmdList to be added	

7.11.3 Member Function Documentation

7.11.3.1 append()

```
def vagen.veriloga.Cond.append ( self, \\ state, \\ * cmds )
```

Add command.

Parameters

self	object pointer
state	true or false
*cmds	variable number of Cmd or CmdList to be added

7.11.3.2 Else()

```
def vagen.veriloga.Cond.Else ( self, \\ * cmds )
```

List of commands to be run when condition is false.

Parameters

self	object pointer
*cmds	variable number of Cmd or CmdList to be added

Returns

pointer to self

7.11.3.3 getBlock()

Return the block of commands for a given state.

Parameters

self	object pointer
state	true or false

Returns

block of commands for True and False conditions

7.11.3.4 getCond()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Cond.getCond} \end{tabular} \label{eq:cond.getCond} $$($self)$ $$
```

Return the Cond condition.

Parameters

Returns

Bool class representing the condition that must be satisfied in order run the sequence of commands in the block

7.11.3.5 getVA()

Return the VA verilog command.

Parameters

self	object pointer
padding	number of tabs by which the text will be right shifted

Returns

verilog command

Reimplemented from vagen.veriloga.Cmd.


The documentation for this class was generated from the following file:

veriloga.py


7.12 vagen.veriloga.Cross Class Reference

Cross Class.

Inheritance diagram for vagen.veriloga.Cross:



Collaboration diagram for vagen.veriloga.Cross:



Public Member Functions

```
    def __init__ (self, expr, edge, *pars)
    Constructor.
```

Additional Inherited Members

7.12.1 Detailed Description

Cross Class.

7.12.2 Constructor & Destructor Documentation

```
7.12.2.1 __init__()
```

Constructor.

Parameters

self	object pointer
ехр	Real class or build-in real representing the expression
edge It can be rising, falling or both	
*pars	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

veriloga.py


7.13 vagen.hilevelmod.DigBusIn Class Reference

DigBusIn class.

Inheritance diagram for vagen.hilevelmod.DigBusIn:



Collaboration diagram for vagen.hilevelmod.DigBusIn:



Public Member Functions

• def __init__ (self)

Constructor.

• def read (self, signed=False)

Read a binary from the digital input bus.

Additional Inherited Members

7.13.1 Detailed Description

DigBusIn class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.13.2 Constructor & Destructor Documentation

Reimplemented in vagen.hilevelmod.DigBusInOut.

7.13.3 Member Function Documentation

7.13.3.1 read()

Read a binary from the digital input bus.

Parameters

self	The object pointer.
signed	Read as signed if True and unsigned otherwise.

Returns

The commands to read a digital bus as binary.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.14 vagen.hilevelmod.DigBusInOut Class Reference

DigBusInOut class.

Inheritance diagram for vagen.hilevelmod.DigBusInOut:



Collaboration diagram for vagen.hilevelmod.DigBusInOut:



Public Member Functions

• def __init__ (self)

Constructor.

• def hiZ (self)

Set the pins at hiz in order to use the read function.

• def lowZ (self)

Set the pins to low impedance in order to use the write function.

Additional Inherited Members

7.14.1 Detailed Description

DigBusInOut class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.14.2 Constructor & Destructor Documentation

Reimplemented from vagen.hilevelmod.DigBusOut.

7.14.3 Member Function Documentation

7.14.3.1 hiZ()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.DigBusInOut.hiZ (} \\ self \mbox{)}
```

Set the pins at hiz in order to use the read function.

Parameters

```
self The object pointer.
```

Returns

The commands to change the inOut pin to hiZ (input).

7.14.3.2 lowZ()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.DigBusInOut.lowZ (} \\ self \mbox{)}
```

Set the pins to low impedance in order to use the write function.

Parameters

```
self The object pointer.
```

Returns

The commands to change the inOut pin to lowZ (output).


The documentation for this class was generated from the following file:

· hilevelmod.py


7.15 vagen.hilevelmod.DigBusOut Class Reference

DigBusOut class.

Inheritance diagram for vagen.hilevelmod.DigBusOut:



Collaboration diagram for vagen.hilevelmod.DigBusOut:



Public Member Functions

- def __init__ (self)
 - Constructor.
- def setDelay (self, delay)

Set the delay times for all digital output pin.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times of all digital output pin.

• def write (self, value)

Write a binary to the digital output bus.

• def toggle (self)

Toogle all the states of a digital bus.

Additional Inherited Members

7.15.1 Detailed Description

DigBusOut class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog

7.15.2 Constructor & Destructor Documentation

Reimplemented in vagen.hilevelmod.DigBusInOut.

7.15.3 Member Function Documentation

7.15.3.1 setDelay()

```
def vagen.hilevelmod.DigBusOut.setDelay ( self, \\ delay \ )
```

Set the delay times for all digital output pin.

Parameters

self	The object pointer.
delay	Real expression holding the delay time.

Returns

The commands to change the delay times.

7.15.3.2 setRiseFall()

Set the rise and the fall times of all digital output pin.

Parameters

self	The object pointer.
Rise	Real expression holding the rise time.
Fall	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.

7.15.3.3 toggle()

```
def vagen.hilevelmod.DigBusOut.toggle ( self \ )
```

Toogle all the states of a digital bus.

Parameters

self The object pointe	r.
------------------------	----

Returns

The commands to change the stare of a digital pin.

7.15.3.4 write()

```
def vagen.hilevelmod.DigBusOut.write ( self, \\ value \ )
```

Write a binary to the digital output bus.

Parameters

self	The object pointer.
value	Integer expression representing the value to be written.

Returns

The commands to write to a digital bus.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.16 vagen.hilevelmod.DigIn Class Reference

DigIn class.

Inheritance diagram for vagen.hilevelmod.DigIn:



Collaboration diagram for vagen.hilevelmod.DigIn:



Public Member Functions

- def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
 Constructor.
- def read (self)

Read a state from the digital input.

Public Attributes

- domain
- gnd
- inCap
- dv
- . di
- diffHalfDomain

7.16.1 Detailed Description

DigIn class.

Child of Electrical implementing aditional features in order to work as a digital input pin

7.16.2 Constructor & Destructor Documentation

7.16.2.1 __init__()

Constructor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the electrical pin.
state	Dummy parameter for consistency.
domain	Electrical pin. The voltage across the domain will be equal the voltage in the digial pins when the logical state is 1.
inCap	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
serRes	Dummy parameter for consistency.
gnd	Electrical representing the ground reference.
delay	Dummy parameter for consistency.
rise	Dummy parameter for consistency.
fall	Dummy parameter for consistency.

Reimplemented in vagen.hilevelmod.DigInOut.

7.16.3 Member Function Documentation

7.16.3.1 read()

Read a state from the digital input.

Parameters

self	The object pointer.
	, ,

Returns

The commands to read the stare of a digital pin.


The documentation for this class was generated from the following file:

hilevelmod.py


7.17 vagen.hilevelmod.DigInOut Class Reference

DigInOut class.

Inheritance diagram for vagen.hilevelmod.DigInOut:



Collaboration diagram for vagen.hilevelmod.DigInOut:



Public Member Functions

- def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
 Construtor.
- def hiZ (self)

Set the pin at hiz in order to use the read function.

def lowZ (self)

Set the pin to low impedance in order to use the write function.

Public Attributes

- st
- serRes

- inCap
- res
- · delay
- rise
- fall
- domain
- dv
- di
- diffHalfDomain

7.17.1 Detailed Description

DigInOut class.

Child of Electrical implementing aditional features in order to work as a digital input/output pin

7.17.2 Constructor & Destructor Documentation

7.17.2.1 __init__()

Construtor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the electrical pin.
state	Boolean expression holding the intial state of the digital pin.
domain	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.
inCap	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
serRes	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
gnd	Electrical representing the ground reference.
delay	Real expression holding the initial delay time.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Reimplemented from vagen.hilevelmod.DigOut.

7.17.3 Member Function Documentation

7.17.3.1 hiZ()

Set the pin at hiz in order to use the read function.

Parameters

self The object pointer.

Returns

The commands to change the inOut pin to hiZ (input).

7.17.3.2 lowZ()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.DigInOut.lowZ ( \\ $\operatorname{\it self}$) \end{tabular}
```

Set the pin to low impedance in order to use the write function.

Parameters

self The object pointer.

Returns

The commands to change the inOut pin to lowZ (output).


The documentation for this class was generated from the following file:

hilevelmod.py


7.18 vagen.hilevelmod.DigOut Class Reference

DigOut class.

Inheritance diagram for vagen.hilevelmod.DigOut:



Collaboration diagram for vagen.hilevelmod.DigOut:



Public Member Functions

- def __init__ (self, hiLevelMod, name, state, domain, inCap, serRes, gnd, delay, rise, fall)
 Construtor.
- def setDelay (self, delay)

Set the delay times of the digital output pin.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times of the digital output pin.

• def write (self, value)

Write a state to the digital output.

def getST (self)

Return the state of the digital output.

• def toggle (self)

Toogle the state to the digital output.

Public Attributes

st

- serRes
- delay
- rise
- fall
- dv
- di
- diffHalfDomain

7.18.1 Detailed Description

DigOut class.

Child of Electrical implementing aditional features in order to work as a digital output pin.

7.18.2 Constructor & Destructor Documentation

```
7.18.2.1 __init__()
```

Construtor.

Parameters

self	The object pointer	
hiLeveMod	Hi level model in which the analog command will be added.	
name	Name of the electrical pin.	
state	Boolean expression holding the intial state of the digital pin.	
domain	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is 1.	
inCap	Dummy parameter for consistency.	
serRes	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.	
gnd	Electrical representing the ground reference.	
delay	Real expression holding the initial delay time.	
rise	Real expression holding the initial rise time.	
fall	Real expression holding the initial fall time.	

Reimplemented in vagen.hilevelmod.DigInOut.

7.18.3 Member Function Documentation

7.18.3.1 getST()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.DigOut.getST ( \\ $\operatorname{\it self}$) \end{tabular}
```

Return the state of the digital output.

Parameters

self	The object pointer.
------	---------------------

Returns

The commands to change the stare of a digital pin.

7.18.3.2 setDelay()

Set the delay times of the digital output pin.

Parameters

self	The object pointer.
delay	Real expression holding the delay time.

Returns

The commands to change the delay.

7.18.3.3 setRiseFall()

Set the rise and the fall times of the digital output pin.

Parameters

self	The object pointer.
Rise	Real expression holding the rise time.
Fall	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.

7.18.3.4 toggle()

```
def vagen.hilevelmod.DigOut.toggle (
    self)
```

Toogle the state to the digital output.

Parameters

Returns

The commands to change the stare of a digital pin.

7.18.3.5 write()

Write a state to the digital output.

Parameters

self	The object pointer.
value	Boolean expression representing the state to be written.

Returns

The commands to change the stare of a digital pin.


The documentation for this class was generated from the following file:

· hilevelmod.py

7.19 vagen.veriloga.Electrical Class Reference

Class of Electrical signals.

Inheritance diagram for vagen.veriloga.Electrical:



Public Member Functions

- def __init__ (self, name)
 constructor
- def getName (self)

Return Electrical name.

def vCont (self, value)

Return a command representing voltage contribution.

def iCont (self, value)

Return a command representing current contribution.

• def vAttr (self, value)

Return a command representing voltage attribution.

• def iAttr (self, value)

Return a command representing current attribution.

• def vind (self, value)

Return a command representing voltage indirect assignment (Voltage that makes value true)

• def ilnd (self, value)

Return a command representing current indirect assignment (Current that makes value true)

Public Attributes

- name
- v
- i

7.19.1 Detailed Description

Class of Electrical signals.

7.19.2 Constructor & Destructor Documentation

```
7.19.2.1 init ()
```

constructor

Parameters

self The object pointer.		The object pointer.
	name	string representing the name of the Electrical signal

7.19.3 Member Function Documentation

7.19.3.1 getName()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Electrical.getName \ ( \\ self \ ) \end{tabular}
```

Return Electrical name.

Parameters

self	The object pointer.

Returns

string representing the name of the signal

7.19.3.2 iAttr()

```
def vagen.veriloga.Electrical.iAttr ( self, value )
```

Return a command representing current attribution.

Parameters

self	The object pointer.	
value	Real, float or int representig the value of the attribution	

Returns

a Cmd representing the current attribution

7.19.3.3 iCont()

```
def vagen.veriloga.
Electrical.iCont ( self, \\ value \ )
```

Return a command representing current contribution.

Parameters

self	The object pointer.	
value	Real, float or int representig the value of the contribution	

Returns

a Cmd representing the current contribution

7.19.3.4 iInd()

Return a command representing current indirect assignment (Current that makes value true)

Parameters

self	The object pointer.
value	Bool or bool condition

Returns

a Cmd representing the current indirect assigment

7.19.3.5 vAttr()

```
def vagen.veriloga.
Electrical.v<br/>Attr ( self, \\ value \ )
```

Return a command representing voltage attribution.

Parameters

self	The object pointer.
value	Real, float or int representig the value of the attribution

Returns

a Cmd representing the voltage attribution

7.19.3.6 vCont()

```
def vagen.veriloga.
Electrical.vCont ( self, \\ value \ )
```

Return a command representing voltage contribution.

Parameters

self	The object pointer.
value	Real, float or int representig the value of the contribution

Returns

a Cmd representing the voltage contribution

7.19.3.7 vInd()

```
def vagen.veriloga.Electrical.vInd ( self, \\ value \ )
```

Return a command representing voltage indirect assignment (Voltage that makes value true)

self	The object pointer.
value	Bool or bool condition

Returns

a Cmd representing the voltage indirect assigment


The documentation for this class was generated from the following file:

veriloga.py

7.20 vagen.veriloga.Event Class Reference

Class of events.

Inheritance diagram for vagen.veriloga.Event:



Public Member Functions

- def __init__ (self, value)
 Constructor.
- def __or__ (self, other)
 - or logic override

def __str__ (self)string representation

Public Attributes

value

7.20.1 Detailed Description

Class of events.

7.20.2 Constructor & Destructor Documentation

7.20.2.1 __init__()

Constructor.

Parameters

self	object pointer
value	string representing the event

7.20.3 Member Function Documentation

7.20.3.1 __or__()

or logic override

Parameters

self	object pointer
other	pointer to another Event object

Returns

Return an Event representing the or logic between the two

7.20.3.2 __str__()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Event.\_\_str}\_ & ( \\ & self \ ) \\ \hline & {\bf string representation} \\ \end{tabular}
```

Parameters

self	object pointer
other	pointer to another Event object

Returns

The string representation of the Event


The documentation for this class was generated from the following file:

· veriloga.py


7.21 vagen.veriloga.FinalStep Class Reference

FinalStep class.

Inheritance diagram for vagen.veriloga.FinalStep:



Collaboration diagram for vagen.veriloga.FinalStep:



Public Member Functions

```
    def __init__ (self, *simTypes)
    Constructor.
```

Additional Inherited Members

7.21.1 Detailed Description

FinalStep class.

7.21.2 Constructor & Destructor Documentation

7.21.2.1 __init__()

Constructor.

self	object pointer
*simTypes	optional parameters representing the simulation type


The documentation for this class was generated from the following file:

· veriloga.py


7.22 vagen.veriloga.ForLoop Class Reference

ForLoop class.

Inheritance diagram for vagen.veriloga.ForLoop:



Collaboration diagram for vagen.veriloga.ForLoop:



Public Member Functions

• def __init__ (self, start, cond, inc, *cmds)

Constructor.

def getCond (self)

Return the Forloop condition.

def getStart (self)

Return the Forloop start.

• def getInc (self)

Return the Forloop increment.

Public Attributes

- cond
- start
- inc

7.22.1 Detailed Description

ForLoop class.

7.22.2 Constructor & Destructor Documentation

7.22.2.1 __init__()

```
inc,
* cmds )
```

Constructor.

Parameters

self	object pointer	
start	command executed at the beggining	
cond	condition that must be satisfied in order repeat the sequence of commands in the block	
inc	command executed at the end of each step	
*cmds	variable number of Cmd or CmdList to be added	

7.22.3 Member Function Documentation

7.22.3.1 getCond()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.ForLoop.getCond \ ( \\ & self \ ) \end{tabular}
```

Return the Forloop condition.

Parameters

self	object pointer
------	----------------

Returns

Bool class representing the condition that must be satisfied in order repeat the sequence of commands in the block

7.22.3.2 getInc()

```
\begin{tabular}{ll} \tt def & \tt vagen.veriloga.ForLoop.getInc & ( \\ & & \tt self ) \end{tabular}
```

Return the Forloop increment.

Parameters

self	object pointer

Returns

Cmd class representing the increment command run at each iteraction

7.22.3.3 getStart()

Return the Forloop start.

|--|

Returns

Cmd class representing the initial command run by the loop


The documentation for this class was generated from the following file:

· veriloga.py


7.23 vagen.hilevelmod.HiLevelMod Class Reference

HiLevelMod class.

Inheritance diagram for vagen.hilevelmod.HiLevelMod:



Collaboration diagram for vagen.hilevelmod.HiLevelMod:



Public Member Functions

- def __init__ (self, tbName, timeTol=None)
 Constructor.
- def var (self, value=0, name="")

Add variable to the module.

• def marker (self, name, riseFall=100e-12)

Return a marker object.

• def dig (self, domain, name="", width=1, direction="internal", value=0, inCap=1e-14, serRes=100.0, gnd=None, delay=0, rise=1e-12, fall=1e-12)

Return a DigIn, DigOut, or DigInOut object.

• def sw (self, pin1, pin2, cond=0.0, rise=1e-6, fall=1e-6)

switch

• def clock (self, pin)

Build a clock model using a digital pin.

• def smu (self, name="", width=1, direction="internal", volt=0, minCur=0, maxCur=0, res=1e12, gnd=None)

Return a Smu object or a SmuBus object if width > 1.

• def vdc (self, name="", width=1, direction="internal", value=0, gnd=None, rise=0, fall=0)

Return a Vdc object or a VdcBus object if width > 1.

• def idc (self, name="", width=1, direction="internal", value=0, gnd=None, rise=0, fall=0)

Return a ldc object or a ldcBus object if width > 1.

• def seqNested (self, cmdsIn)

Sequence.

• def seq (self, cond)

Sequence.

• def getEqs (self)

Return the equations in a format that can be imported by the maestro view.

• def getOcn (self)

Return a ocean script that add equations to the opened session of adexl.

Public Attributes

- dcCmdList
- time
- state
- runSt
- · eventId
- · evntList
- pEventList
- evntListG
- markers
- nSeq
- testSeqs
- timeArgs
- nState
- pCase
- cond

7.23.1 Detailed Description

HiLevelMod class.

Child of the module class in the veriloA module. It provides aditional methods for dealing with digital bus, current sources, voltage sources, clocks and switches

7.23.2 Constructor & Destructor Documentation

7.23.2.1 __init__()

Constructor.

self	The object pointer.
tbName	Name of the test bench.
Gепретаветь ру [০শ্যঞ্জন tolerances for the timer.

7.23.3 Member Function Documentation

7.23.3.1 clock()

```
def vagen.hilevelmod.HiLevelMod.clock ( self, \\ pin \ )
```

Build a clock model using a digital pin.

Parameters

self	The object pointer.
pin	DigIn or DigInOut.

Returns

a Clock class.

7.23.3.2 dig()

```
def vagen.hilevelmod.HiLevelMod.dig (
    self,
    domain,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    inCap = 1e-14,
    serRes = 100.0,
    gnd = None,
    delay = 0,
    rise = 1e-12,
    fall = 1e-12 )
```

Return a DigIn, DigOut, or DigInOut object.

A DigBusIn, DigBusOut or DigBusInOut will be returned if width > 0.

self	The object pointer.
domain	electrical pin. The voltage across the digial pins will be equal to the domain when the logical state is
	1.
name	Name of the electrical pin.
value	Integer expression holding the intial value of the digital pin.
width	If width is greather than 1, It returns a bus.
direction	It can be internal, input, output, or inout.
inCap	Real expression holding the value of the input capacitance. This value will be set at the beggining of the simulation and can't be changed afterwards.
serRes	Real expression holding the value of the series resistance. This value will be set at the beggining of the simulation and can't be changed afterwards.
gnd	Electrical representing the ground reference.
delay	Real expression holding the initial delay time.

Parameters

rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Returns

 $\label{eq:discrete_$

7.23.3.3 getEqs()

```
\label{eq:continuous} \mbox{ def vagen.hilevelmod.HiLevelMod.getEqs (} \\ self \mbox{ )}
```

Return the equations in a format that can be imported by the maestro view.

Parameters

self The	object pointer.
----------	-----------------

7.23.3.4 getOcn()

```
\begin{tabular}{ll} \tt def & \tt vagen.hilevelmod.HiLevelMod.getOcn & ( \\ & self & ) \end{tabular}
```

Return a ocean script that add equations to the opened session of adexl.

Parameters

self	The object pointer.
------	---------------------

7.23.3.5 idc()

```
def vagen.hilevelmod.HiLevelMod.idc (
    self,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    gnd = None,
    rise = 0,
    fall = 0 )
```

Return a ldc object or a ldcBus object if width > 1.

self	The object pointer.
name	Name of the voltage source.
width	If width is greather than 1, It returns a list.
direction	It can be internal, input, output, or inout.
value	Real expression holding the inital value.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Returns

Idc or IdcBus depending on the width.

7.23.3.6 marker()

Return a marker object.

Parameters

self	The object pointer.
name	Name of the marker.
riseFall	Rise and fall times of the marker pin. Default is 100ps.

Returns

Marker class.

7.23.3.7 seq()

```
def vagen.hilevelmod.HiLevelMod.seq ( self, \\ cond )
```

Sequence.

Parameters

cond	condition to run the sequence.
------	--------------------------------

Returns

function that accepts variable number of commands to be added to the sequence.

7.23.3.8 seqNested()

```
def vagen.hilevelmod.HiLevelMod.seqNested ( self, \\ cmdsIn )
```

Sequence.

Do not use it! Use Seq instead.

cmds⊷	list of commands to be processed.
In	

Returns

The list of remaining commands to be processed.

7.23.3.9 smu()

```
def vagen.hilevelmod.HiLevelMod.smu (
    self,
    name = "",
    width = 1,
    direction = "internal",
    volt = 0,
    minCur = 0,
    maxCur = 0,
    res = 1e12,
    gnd = None )
```

Return a Smu object or a SmuBus object if width > 1.

Parameters

self	The object pointer.
name	Name of the smu electrical pin.
width	If width is greather than 1, It returns a SmuBus.
direction	It can be internal, input, output, or inout.
volt	Real expression holding the inital voltage.
minCur	Real expression holding the inital minimum current.
maxCur	Real expression holding the inital maximum current.
res	Real expression holding the resitance.

Returns

Smu or SmuBus depending on the width.

Parameters

gnd Electrical representing the ground reference.

7.23.3.10 sw()

switch

self	The object pointer.
pin1	First node (Electrical)
pin2	Second node (Electrical)
cond	Initial switch conductance. Default is 0S.

Parameters

rise	Rise time for changes in the conductance. Default is 1us.
fall	Fall time for changes in the conductance. Default is 1us.

Returns

a Sw class.

7.23.3.11 var()

```
def vagen.hilevelmod.HiLevelMod.var (
    self,
    value = 0,
    name = "")
```

Add variable to the module.

Also, the intial value of the variable will be set during the static analysis and the initial step of transient. The type of the variable will be compatible with the type of the initial value.

Parameters

self	The object pointer.
name	Name of the variable.
value	Initial value. Default is 0.

Returns

a variable class.

Reimplemented from vagen.veriloga.Module.

7.23.3.12 vdc()

```
def vagen.hilevelmod.HilevelMod.vdc (
    self,
    name = "",
    width = 1,
    direction = "internal",
    value = 0,
    gnd = None,
    rise = 0,
    fall = 0 )
```

Return a Vdc object or a VdcBus object if width > 1.

self	The object pointer.
name	Name of the voltage source.
width	If width is greather than 1, It returns a list.
direction	It can be internal, input, output, or inout.
value	Real expression holding the inital value.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

Returns

Vdc or VdcBus depending on the width.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.24 vagen.hilevelmod.ldc Class Reference

Idc class.

Inheritance diagram for vagen.hilevelmod.ldc:



Collaboration diagram for vagen.hilevelmod.ldc:



Public Member Functions

- def __init__ (self, hiLevelMod, name, value, gnd, rise, fall)
 Construtor.
- def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

• def applyl (self, value)

Change the value of the current source.

Public Attributes

- cur
- rise

- fall
- dv
- di

7.24.1 Detailed Description

Idc class.

Child of Electrical implementing aditional features in order to work as a current source.

7.24.2 Constructor & Destructor Documentation

Parameters

Construtor.

self	The object pointer.	
hiLeveMod	Hi level model in which the analog command will be added.	
name	Name of the current source electrical pin.	
value	Real expression holding the inital voltage.	
gnd	Electrical representing the ground reference.	
rise	Real expression holding the initial rise time.	
fall	Real expression holding the initial fall time.	

7.24.3 Member Function Documentation

7.24.3.1 applyl()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Idc.applyI \ ( \\ & self, \\ & value \ ) \end{tabular}
```

Change the value of the current source.

self	The object pointer.	
value	Teal expression holding the current.	

Returns

The commands to change the current.

7.24.3.2 setRiseFall()

Set the rise and the fall times for changes in the voltage.

Parameters

self	The object pointer.	
rise	rise Real expression holding the rise time for changes in the curren	
fall	Real expression holding the fall time for changes in the current.	

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.25 vagen.hilevelmod.ldcBus Class Reference

IdcBus class.

Inheritance diagram for vagen.hilevelmod.ldcBus:



Collaboration diagram for vagen.hilevelmod.ldcBus:



Public Member Functions

def __init__ (self)

Constructor.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

def applyl (self, value)

Change the value of the current source.

Additional Inherited Members

7.25.1 Detailed Description

IdcBus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.25.2 Constructor & Destructor Documentation

7.25.3 Member Function Documentation

7.25.3.1 applyl()

Change the value of the current source.

Parameters

self	The object pointer.	
value	Real expression holding the current.	

Returns

The commands to change the current.

7.25.3.2 setRiseFall()

Set the rise and the fall times for changes in the voltage.

Parameters

self The object pointer. rise Real expression holding the rise time for changes in the curr		The object pointer.
		Real expression holding the rise time for changes in the current.
	fall	Real expression holding the fall time for changes in the current.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.26 vagen.veriloga.InitialStep Class Reference

InitialStep class.

Inheritance diagram for vagen.veriloga.InitialStep:



Collaboration diagram for vagen.veriloga.InitialStep:



Public Member Functions

```
    def __init__ (self, *simTypes)
    Constructor.
```

Additional Inherited Members

7.26.1 Detailed Description

InitialStep class.

7.26.2 Constructor & Destructor Documentation

Parameters

self	object pointer	
*simTypes optional parameters representing the simulation		


The documentation for this class was generated from the following file:

· veriloga.py

7.27 vagen.veriloga.Integer Class Reference

Class of Integer operators.

Inheritance diagram for vagen.veriloga.Integer:



Public Member Functions

```
• def __init__ (self, value, precedence=0)
```

Constructor.

• def getPrecedence (self)

Return the last operator precedence.

def getValue (self)

Return the operator value.

def __add__ (self, other)

Addition override.

def __radd__ (self, other)

Reverse addition override.

• def __sub__ (self, other)

Subtraction override.

def __rsub__ (self, other)

Reverse subtraction override.

def __mul__ (self, other)

Multiplication override.

def __rmul__ (self, other)

Reverse multiplication override.

• def __truediv__ (self, other)

Division override.

• def __rtruediv__ (self, other)

Reverse division override.

• def __mod__ (self, other)

module override

• def __rmod__ (self, other)

reverse module override

• def __pow__ (self, other)

Pow override.

def __rpow__ (self, other)

Reverse pow override.

def __rshift__ (self, other)

right shift override.

• def __rrshift__ (self, other)

Reverse right shift override.

```
• def __lshift__ (self, other)
      left shift override.
• def __rlshift__ (self, other)
      Reverse left shift override.
• def __and__ (self, other)
      Bitwise and logic.
• def __rand__ (self, other)
      Reverse bitwise and logic.
• def __or__ (self, other)
      Bitwise or logic.
• def __ror__ (self, other)
      Reverse bitwise or logic.
• def __xor__ (self, other)
      Bitwise xor logic.
def __rxor__ (self, other)
      Reverse bitwise xor logic.
• def __lt__ (self, other)
      Less than override.

 def <u>gt</u> (self, other)

      Greater than override.
• def __le__ (self, other)
      Less than equal override.
• def <u>ge</u> (self, other)
      Greater than equal override.
• def __eq_ (self, other)
      Equal override.

 def __ne__ (self, other)

      Not equal override.
def __neg__ (self)
      negation override

    def __abs__ (self)

      abs override
def __pos__ (self)
      pos override
• def __invert__ (self)
      invert override

    def <u>str</u> (self)

      str override
```

Public Attributes

- precedence
- value

7.27.1 Detailed Description

Class of Integer operators.

7.27.2 Constructor & Destructor Documentation

7.27.2.1 __init__()

Constructor.

Parameters

Self	The object pointer.
Value	String representing a Real expression, an Integer, a Bool, or a value that can be converted to Integer.

7.27.3 Member Function Documentation

7.27.3.1 __abs__()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Integer.} $\_\operatorname{abs.} $\_ ($\\ $\operatorname{self} \ )$ \\ $\operatorname{abs override} $
```

Parameters

```
self Object pointer.
```

Returns

expression representing absolute value.

7.27.3.2 __add__()

Addition override.

Parameters

self	The object pointer.	
other	expression to be added.	

Returns

expression representing the addition.

7.27.3.3 __and__()

Bitwise and logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.4 __eq__()

```
def vagen.veriloga.Integer.\_eq\_ ( self, other )
```

Equal override.

Parameters

self	Left operand object pointer.	
other	Right operand.	

Returns

expression representing the comparison.

7.27.3.5 <u>ge</u>()

Greater than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.6 __gt__()

Greater than override.

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.7 __invert__()

invert override

Parameters

self Object po	inter.
----------------	--------

Returns

expression representing bitwise not in all bits

7.27.3.8 __le__()

```
def vagen.veriloga.Integer.__le__ ( self, \\ other )
```

Less than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.9 __lshift__()

```
def vagen.veriloga.Integer.__lshift__ ( self, \\ other )
```

left shift override.

Parameters

self	Integer to be shifted.
other	number of times the number will be shifted.

Returns

expression representing the shift.

7.27.3.10 __lt__()

Less than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

```
7.27.3.11 <u>__mod__()</u>
```

module override

Parameters

self	Dividend.
other	Quotient.

Returns

expression representing the mdule.

7.27.3.12 __mul__()

Multiplication override.

Parameters

self	Multiplicand object pointer.
other	Multiplier.

Returns

expression representing the multiplication.

7.27.3.13 __ne__()

Not equal override.

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.27.3.14 __neg__()

```
def vagen.veriloga.Integer.__neg__ ( self \ )
```

negation override

Parameters

```
self Object pointer.
```

Returns

expression representing negation.

7.27.3.15 __or__()

Bitwise or logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.16 __pos__()

```
def vagen.veriloga.Integer.__pos__ ( self \ )
```

pos override

Parameters

```
self Object pointer.
```

Returns

copy of the same object.

7.27.3.17 __pow__()

Pow override.

Parameters

self	Base object pointer.
other	Exponent.

Returns

expression representing the power.

7.27.3.18 __radd__()

Reverse addition override.

Parameters

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.27.3.19 __rand__()

Reverse bitwise and logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.20 __rlshift__()

Reverse left shift override.

self	number of times the number will be shifted.
other	Integer to be shifted.

Returns

expression representing the shift.

7.27.3.21 __rmod__()

reverse module override

Parameters

self	Quotient.
other	Dividend.

Returns

expression representing the mdule.

7.27.3.22 __rmul__()

Reverse multiplication override.

Parameters

self	Multiplier object pointer.
other	Multiplicand.

Returns

expression representing the multiplication.

7.27.3.23 __ror__()

Reverse bitwise or logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.24 __rpow__()

```
def vagen.veriloga.Integer.__rpow__ (
```

```
self,
other)
```

Reverse pow override.

Parameters

self	Exponent object pointer.
other	Base.

Returns

expression representing the power.

7.27.3.25 __rrshift__()

Reverse right shift override.

Parameters

self	number of times the number will be shifted.
other	Integer to be shifted.

Returns

expression representing the shift.

7.27.3.26 __rshift__()

```
def vagen.veriloga.Integer.__rshift__ ( self, \\ other )
```

right shift override.

Parameters

self	Integer to be shifted.
other	number of times the number will be shifted.

Returns

expression representing the shift.

7.27.3.27 __rsub__()

Reverse subtraction override.

Parameters

self	Subtrahend object pointer.
other	Minuend.

Generated by Doxygen

Returns

expression representing the subtraction.

7.27.3.28 __rtruediv__()

Reverse division override.

Parameters

self	Quotient object pointer.
other	Dividend.

Returns

expression representing the division.

7.27.3.29 __rxor__()

Reverse bitwise xor logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.30 __str__()

```
def vagen.veriloga.Integer.__str__ ( self \ )
```

str override

Parameters

```
self Object pointer.
```

Returns

string representing the expression

7.27.3.31 __sub__()

Subtraction override.

Parameters

self	Minuend object pointer.
other	Subtrahend.

Returns

expression representing the subtraction.

7.27.3.32 __truediv__()

Division override.

Parameters

self	Dividend object pointer.
other	Quotient.

Returns

expression representing the division.

7.27.3.33 __xor__()

Bitwise xor logic.

Parameters

self	first operator.
other	second operator.

Returns

expression representing the bitwise and.

7.27.3.34 getPrecedence()

```
\label{eq:condition} \mbox{def vagen.veriloga.Integer.getPrecedence (} \\ self \mbox{)}
```

Return the last operator precedence.

self	The object pointer.

Returns

int representing the precedence

7.27.3.35 getValue()

```
def vagen.veriloga.Integer.getValue (
```

Return the operator value.

Parameters

Self	The object pointer.
------	---------------------

Returns

String representing the Bool expression.


The documentation for this class was generated from the following file:

· veriloga.py


7.28 vagen.veriloga.IntegerVar Class Reference

Integer variable class.

Inheritance diagram for vagen.veriloga.IntegerVar:



Collaboration diagram for vagen.veriloga.IntegerVar:



Public Member Functions

```
    def __init__ (self, value)
        Constructor.
    def inc (self)
        Increment.
    def dec (self)
        Decrement.
    def eq (self, value)
        Atribution.
```

Additional Inherited Members

7.28.1 Detailed Description

Integer variable class.

7.28.2 Constructor & Destructor Documentation

Parameters

self	object pointer
value	string representing the value

7.28.3 Member Function Documentation

7.28.3.1 dec()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.IntegerVar.dec} & ( \\ & self \end{tabular} ) \\ \begin{tabular}{ll} $\operatorname{Decrement.} & \end{tabular}
```

Parameters

```
self object pointer
```

Returns

command representing the decrement

7.28.3.2 eq()

```
\begin{array}{c} \texttt{def vagen.veriloga.IntegerVar.eq (} \\ & self, \\ & value \ ) \end{array}
```

Parameters

self	object pointer
value	A number representing the value

Returns

Return a command representing the attribution to a variable

7.28.3.3 inc()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.IntegerVar.inc ( \\ $\operatorname{\it self}$ ) \\ \hline \end{tabular} Increment.
```

Parameters

self object pointer

Returns

command representing the increment


The documentation for this class was generated from the following file:

· veriloga.py


7.29 vagen.hilevelmod.Mark Class Reference

Mark command class.

Inheritance diagram for vagen.hilevelmod.Mark:



Collaboration diagram for vagen.hilevelmod.Mark:



Public Member Functions

• def __init__ (self, cmd)

Construtor.

def getCmd (self)

Return the command.

• def __str__ (self)

Dummy method.

def getVA (self, padding)

Dummy method.

Public Attributes

cmd

7.29.1 Detailed Description

Mark command class.

This class of commands are responsible for storing the command thar marks an specific event

7.29.2 Constructor & Destructor Documentation

Parameters

self	The object pointer.	
cmd	Command to be added to the marker.	

Reimplemented from vagen.veriloga.Cmd.

7.29.3 Member Function Documentation

7.29.3.1 __str__()

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

7.29.3.2 getCmd()

Return the command.

Parameters

```
self The object pointer.
```

Returns

Command passed to the constructor.

7.29.3.3 getVA()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Mark.getVA \ ( \\ self, \\ padding \ ) \end{tabular}
```

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

The documentation for this class was generated from the following file:

· hilevelmod.py

7.30 vagen.hilevelmod.Marker Class Reference

Marker class.

Public Member Functions

• def __init__ (self, hiLevelMod, name, riseFall)

Construtor.

• def getName (self)

Return the name of the Marker.

• def mark (self, name)

Mark a particular event by flipping the internal variable.

• def low (self)

Force the internal variable low.

• def high (self)

Force the internal variable high.

def getEqs (self)

Return a dictionay with the cadence equations for the marker

Public Attributes

- name
- markList
- markerPin
- markSt

7.30.1 Detailed Description

Marker class.

Responsible for flipping the state of one variable to mark events and generates cadence equations that calculate the time of the events

7.30.2 Constructor & Destructor Documentation

```
7.30.2.1 __init__()
```

Construtor.

Parameters

self	The object pointer.	
hiLeveMod	Hi level model in which the analog command will be added	
name	Name of the marker.	
riseFall	Rise and fall times of the marker pin.	

7.30.3 Member Function Documentation

7.30.3.1 getEqs()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.Marker.getEqs ( \\ $\operatorname{\it self}$ ) \end{tabular}
```

Return a dictionay with the cadence equations for the marker

self	The object pointer.
------	---------------------

Returns

The dictionary with the cadence equations.

7.30.3.2 getName()

Return the name of the Marker.

Parameters

```
self The object pointer.
```

Returns

Name of the Marker.

7.30.3.3 high()

```
\begin{tabular}{ll} $\operatorname{def vagen.hilevelmod.Marker.high} \end{tabular} \label{eq:hill} $self $$) $
```

Force the internal variable high.

You shouldn't use because it will break the synchronism between the cadence equations and the events. It was implemented for usage in specific power down conditions only.

Parameters

```
self The object pointer.
```

Returns

The Mark command.

7.30.3.4 low()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.Marker.low (} \\ self \mbox{)}
```

Force the internal variable low.

You shouldn't use because it will break the synchronism between the cadence equations and the events. It was implemented for usage in specific power down conditions only.

Parameters

```
self The object pointer.
```

Returns

The Mark command.

7.30.3.5 mark()

Mark a particular event by flipping the internal variable.

Parameters

self	The object pointer.
name	Name of the event.

Returns

The Mark command.


The documentation for this class was generated from the following file:

· hilevelmod.py

7.31 vagen.veriloga.Module Class Reference

verilogA class

Inheritance diagram for vagen.veriloga.Module:



Public Member Functions

- def __init__ (self, moduleName)
 - constructor
- def getModuleName (self)

return module name

• def fixName (self, name)

If name is an empty string, get the next name available in the namespace.

def var (self, vType=Integer, name="")

Add variable to the module.

• def par (self, value, name)

Add parameter to the module.

def analog (self, *args)

Add commands to the analog block.

def beginningAnalog (self, *args)

Add commands to beginning of the analog block.

• def endAnalog (self, *args)

Add commands to the end of the analog block.

• def addNode (self, name, width, direction)

Add node

• def electrical (self, name="", width=1, direction="internal")

Return Electrical class.

def getVA (self)

Return the VA verilog code.

Public Attributes

- moduleName
- nameCount
- nameSpace
- nodes
- · ports
- · parameters
- · variables
- cmds
- endCmds
- beginningCmds

7.31.1 Detailed Description

verilogA class

7.31.2 Constructor & Destructor Documentation

```
7.31.2.1 __init__()
```

Parameters

self	The object pointer.
node1	Electrical signal representing the first node
moduleName	name of the module (the first word after module in the va)

7.31.3 Member Function Documentation

7.31.3.1 addNode()

Add node.

self	The object pointer.	
name	string representing the name of the Electrical signal	
width	h int representing the width of the Electrical signal	
direction	direction of the signal. It can be on the strings "internal", "input", "output", or "inout"	

Returns

string with the name of the node

7.31.3.2 analog()

```
def vagen.veriloga.Module.analog ( self, \\ * args )
```

Add commands to the analog block.

Parameters

self	The object pointer.
*args	variable number of Cmd or CmdList to be added

7.31.3.3 beginningAnalog()

Add commands to beginning of the analog block.

Parameters

self	The object pointer.
*args	variable number of Cmd or CmdList to be added

7.31.3.4 electrical()

Return Electrical class.

Parameters

self	The object pointer.	
name	string representing the name of the Electrical signal	
width	int representing the width of the Electrical signal	
direction	direction of the signal. It can be on the strings "internal", "input", "output", or "inout"	

Returns

list of Electrical classes or an Electrical class depending on the width

7.31.3.5 endAnalog()

```
def vagen.veriloga.Module.endAnalog ( self, \\ * args \ )
```

Add commands to the end of the analog block.

Parameters

self	The object pointer.
*args	variable number of Cmd or CmdList to be added

7.31.3.6 fixName()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.Module.fixName ( \\ $\operatorname{\it self}$, \\ $\operatorname{\it name}$ ) \end{tabular}
```

If name is an empty string, get the next name available in the namespace.

If name isn't empty, check if the name is available in the verilogA namespace and raise an exception if it doesn't

Parameters

self	The object pointer.
name	string to be checked

Returns

string representing a valid name in the verilogA namespace

7.31.3.7 getModuleName()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Module.getModuleName} & $\operatorname{self}$ ) \\ \\ $\operatorname{return}$ & $\operatorname{module name}$ \\ \end{tabular}
```

Parameters

self The object pointer	
-------------------------	--

Returns

string representing the name of the module

7.31.3.8 getVA()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Module.getVA \ ( \\ self \ ) \end{tabular}
```

Return the VA verilog code.

Parameters

self	The object pointer.

Returns

string with the verilogA code

7.31.3.9 par()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.Module.par \ ( \\ self, \end{tabular}
```

```
value,
name )
```

Add parameter to the module.

Parameters

self	The object pointer.
value	Initial value. It can be Real, Integer, int or float.
name	string representing the name of the parameter in the verilogA

Returns

RealVar or RealVar depending on the initial value

7.31.3.10 var()

Add variable to the module.

Parameters

self	The object pointer.
vType	it can be Integer Bool or Real
name	string representing the name of the variable in the verilogA

Returns

RealVar, IntegerVar or BoolVar depending on the vType

Reimplemented in vagen.hilevelmod.HiLevelMod.


The documentation for this class was generated from the following file:

· veriloga.py

7.32 vagen.veriloga.Real Class Reference

Class of Real operators.

Inheritance diagram for vagen.veriloga.Real:



Public Member Functions

```
• def __init__ (self, value, precedence=0)
      Constructor.

    def getPrecedence (self)

      Return the last operator precedence.

    def getValue (self)

      Return the operator value.
def <u>add</u> (self, other)
      Addition override.
def <u>sub</u> (self, other)
      Subtraction override.

 def __mul__ (self, other)

      Multiplication override.
def <u>__truediv__</u> (self, other)
      Division override.
• def __pow__ (self, other)
      Pow override.

    def gt (self, other)

      Greater than override.
• def __lt__ (self, other)
      Less than override.
• def le (self, other)
      Less than equal override.

    def <u>ge</u> (self, other)

      Greater than equal override.

    def <u>eq</u> (self, other)

      Equal override.

    def __ne__ (self, other)

      Not equal override.

    def radd (self, other)

      Reverse addition override.
def __rsub__ (self, other)
      Reverse subtraction override.
• def __rmul__ (self, other)
      Reverse multiplication override.

    def __rtruediv__ (self, other)

      Reverse division override.
def __rpow__ (self, other)
      Pow override.
• def __neg__ (self)
      negation override

    def __pos__ (self)

      pos override

    def __abs__ (self)

      abs override

    def __str__ (self)

      str override
```

Public Attributes

- precedence
- value

7.32.1 Detailed Description

Class of Real operators.

7.32.2 Constructor & Destructor Documentation

```
7.32.2.1 __init__()
```

Constructor.

Parameters

self	The object pointer.
value	String representing a Real expression, an Integer, a Bool, or a value that can be converted to Real.
precedence operator precedence.	

7.32.3 Member Function Documentation

7.32.3.1 __abs__()

```
def vagen.veriloga.Real.__abs__ ( self \ )
```

abs override

Parameters

self	Object pointer.
------	-----------------

Returns

expression representing absolute value.

7.32.3.2 __add__()

Addition override.

Parameters

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.32.3.3 <u>__eq__()</u>

```
def vagen.veriloga.Real._{\rm eq} ( self, other )
```

Equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.4 __ge__()

```
def vagen.veriloga.Real.__ge__ ( self, \\ other )
```

Greater than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.5 __gt__()

Greater than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.6 __le__()

Less than equal override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.7 __lt__()

Less than override.

Parameters

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.8 __mul__()

Multiplication override.

Parameters

self	Multiplicand object pointer.
other	Multiplier.

Returns

expression representing the multiplication.

7.32.3.9 __ne__()

Not equal override.

self	Left operand object pointer.
other	Right operand.

Returns

expression representing the comparison.

7.32.3.10 __neg__()

negation override

Parameters

```
self Object pointer.
```

Returns

expression representing negation.

7.32.3.11 __pos__()

```
def vagen.veriloga.Real.__pos__ ( self \ )
```

pos override

Parameters

```
self Object pointer.
```

Returns

copy of the same object.

7.32.3.12 __pow__()

Pow override.

Parameters

self	Base object pointer.
other	Exponent.

Returns

expression representing the power.

7.32.3.13 __radd__()

Reverse addition override.

Parameters

self	The object pointer.
other	expression to be added.

Returns

expression representing the addition.

7.32.3.14 __rmul__()

Reverse multiplication override.

Parameters

self	Multiplier object pointer.
other	Multiplicand.

Returns

expression representing the multiplication.

7.32.3.15 __rpow__()

Pow override.

Parameters

self	Exponent object pointer.
other	Base.

Returns

expression representing the power.

7.32.3.16 __rsub__()

Reverse subtraction override.

self	Subtrahend object pointer.
other	Minuend.

Returns

expression representing the subtraction.

7.32.3.17 __rtruediv__()

Reverse division override.

Parameters

self	Quotient object pointer.
other	Dividend.

Returns

expression representing the division.

7.32.3.18 __str__()

```
def vagen.veriloga.Real.__str__ ( self \ )
```

str override

Parameters

self Object pointer.

Returns

string representing the expression

7.32.3.19 <u>__sub__()</u>

Subtraction override.

Parameters

self	Minuend object pointer.
other	Subtrahend.

Returns

expression representing the subtraction.

7.32.3.20 __truediv__()

Division override.

Parameters

self	Dividend object pointer.
other	Quotient.

Returns

expression representing the division.

7.32.3.21 getPrecedence()

```
\begin{tabular}{ll} \tt def & vagen.veriloga.Real.getPrecedence & ( \\ & self & ) \end{tabular}
```

Return the last operator precedence.

Parameters

```
self The object pointer.
```

Returns

int representing the precedence

7.32.3.22 getValue()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Real.getValue} & ( \\ & self \end{tabular} \label{eq:self}
```

Return the operator value.

Parameters

Returns

String representing the Real expression.


The documentation for this class was generated from the following file:

· veriloga.py


7.33 vagen.veriloga.RealVar Class Reference

Real variable class.

Inheritance diagram for vagen.veriloga.RealVar:



Collaboration diagram for vagen.veriloga.RealVar:



Public Member Functions

- def __init__ (self, value)
 Constructor.
- def eq (self, value)

 Atribution.

Additional Inherited Members

7.33.1 Detailed Description

Real variable class.

7.33.2 Constructor & Destructor Documentation

Constructor.

Parameters

self	object pointer
value	string representing the value

7.33.3 Member Function Documentation

7.33.3.1 eq()

```
def vagen.veriloga.RealVar.eq ( self, \\ value \ )
```

Atribution.

Parameters

self	object pointer
value	A number representing the value

Returns

Return a command representing the attribution to a variable


The documentation for this class was generated from the following file:

· veriloga.py


7.34 vagen.veriloga.RepeatLoop Class Reference

RepeatLoop class

Inheritance diagram for vagen.veriloga.RepeatLoop:



Collaboration diagram for vagen.veriloga.RepeatLoop:



Public Member Functions

def __init__ (self, n, *cmds)
 Constructor.

• def getN (self)

Return the repeat count.

Public Attributes

• n

7.34.1 Detailed Description

RepeatLoop class

7.34.2 Constructor & Destructor Documentation

7.34.2.1 __init__()

Constructor.

self	object pointer
n	Integer class or int representing the number of times the block of commands must be repeated
*cmds	variable number of Cmd or CmdList to be added

Reimplemented from vagen.veriloga.Block.

7.34.3 Member Function Documentation

7.34.3.1 getN()

```
\label{eq:constraint}  \mbox{def vagen.veriloga.RepeatLoop.getN (} \\ self \mbox{)}
```

Return the repeat count.

Parameters

self object pointer

Returns

Integer class representing the number of times the block of commands will be repeated


The documentation for this class was generated from the following file:

· veriloga.py


7.35 vagen.hilevelmod.Smu Class Reference

Smu class.

Inheritance diagram for vagen.hilevelmod.Smu:



Collaboration diagram for vagen.hilevelmod.Smu:



Public Member Functions

- def __init__ (self, hiLevelMod, name, volt, minCur, maxCur, res, gnd)
 Construtor.
- def applyV (self, value, limit)

Configure the smu as current limited voltage source and apply the desired voltage.

def applyl (self, value, limit)

Configure the smu as voltage limited current source and apply the desired current.

def applyR (self, value)

Configure the resistive load.

Public Attributes

- volt
- maxCur
- minCur
- res
- vDelay
- iDelay
- rDelay
- riseFall
- dv
- di

7.35.1 Detailed Description

Smu class

Child of Electrical implementing aditional features in order to work as a Source Measure Unit

7.35.2 Constructor & Destructor Documentation

```
minCur,
maxCur,
res,
gnd )
```

Construtor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the smu electrical pin.
volt	Real expression holding the inital voltage.
minCur	Real expression holding the inital minimum current.
maxCur	Real expression holding the inital maximum current.
res	Real expression holding the resitance.
gnd	Electrical representing the ground reference.

7.35.3 Member Function Documentation

7.35.3.1 applyl()

Configure the smu as voltage limited current source and apply the desired current.

Positive currents are sink current sources. The limit corresponds to the uppper voltage when value < 0 and to the lower voltage when value > 0.

Parameters

self	The object pointer.
value	Real expression holding the current to be applied.
limit	Real expression holding the voltage limit.

Returns

The commands to configure the Smu in current mode.

7.35.3.2 applyR()

```
def vagen.hilevelmod.Smu.applyR ( self, \\ value \ )
```

Configure the resistive load.

self	The object pointer.
value	Real expression holding the value of the resistor.

Returns

The commands to configure the Smu in resistance mode.

7.35.3.3 applyV()

Configure the smu as current limited voltage source and apply the desired voltage.

Parameters

self	The object pointer.
value	Real expression holding the voltage to be applied.
limit	Real expression holding the current limit.

Returns

The commands to configure the Smu in voltage mode.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.36 vagen.hilevelmod.SmuBus Class Reference

SmuBus class.

Inheritance diagram for vagen.hilevelmod.SmuBus:



Collaboration diagram for vagen.hilevelmod.SmuBus:



Public Member Functions

def __init__ (self)

Constructor.

• def applyl (self, value, limit)

Configure the smu as voltage limited current source and apply the desired current.

def applyV (self, value, limit)

Configure the smu as current limited voltage source and apply the desired voltage.

• def applyR (self, value)

Configure the resistive load.

Additional Inherited Members

7.36.1 Detailed Description

SmuBus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.36.2 Constructor & Destructor Documentation

7.36.3 Member Function Documentation

7.36.3.1 applyl()

```
def vagen.hilevelmod.SmuBus.applyI ( self, \\ value, \\ limit )
```

Configure the smu as voltage limited current source and apply the desired current.

Positive currents are sink current sources. The limit corresponds to the uppper voltage when value < 0 and to the lower voltage when value > 0.

Parameters

self	The object pointer.
value	Real expression holding the current to be applied.
limit	Real expression holding the voltage limit.

Returns

The commands to configure the Smu in current mode.

7.36.3.2 applyR()

```
def vagen.hilevelmod.SmuBus.applyR ( self, \\ value \ )
```

Configure the resistive load.

Parameters

self	The object pointer.
value	Real expression holding the value of the resistor.

Returns

The commands to configure the Smu in resistance mode.

7.36.3.3 applyV()

```
def vagen.hilevelmod.SmuBus.applyV ( self, \\ value, \\ limit )
```

Configure the smu as current limited voltage source and apply the desired voltage.

self	The object pointer.
value	Real expression holding the voltage to be applied.
limit	Real expression holding the current limit.

Returns

The commands to configure the Smu in voltage mode.

The documentation for this class was generated from the following file:

· hilevelmod.py

7.37 vagen.hilevelmod.Sw Class Reference

Sw class.

Public Member Functions

```
    def __init__ (self, hiLevelMod, pin1, pin2, cond, rise, fall)
    Construtor.
```

• def setRiseFall (self, rise, fall)

Set the rise and the fall times of all digital output pin.

• def setCond (self, cond)

Set the conductance.

Public Attributes

- swCount
- cond
- rise
- fall
- · branch

Static Public Attributes

• int swCount = 1

7.37.1 Detailed Description

Sw class.

Switch between two nodes.

7.37.2 Constructor & Destructor Documentation

7.37.2.1 __init__()

Construtor.

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.

Parameters

pin1	First node
pin2	Second node
cond	Real expression representing the initial switch conductance
rise	Real expression representing the rise time for changes in the conductance
fall	Real expression representing the fall time for changes in the conductance

7.37.3 Member Function Documentation

7.37.3.1 setCond()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.Sw.setCond ( \\ $\operatorname{\it self}$, \\ $\operatorname{\it cond}$) \end{tabular}
```

Set the conductance.

Parameters

self	The object pointer.
cond	Real expression holding the conductance value.

Returns

The commands to change the conductance.

7.37.3.2 setRiseFall()

Set the rise and the fall times of all digital output pin.

Parameters

self	The object pointer.
Rise	Real expression holding the rise time.
Fall	Real expression holding the fall time.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.38 vagen.veriloga.Timer Class Reference

Timer Class.

Inheritance diagram for vagen.veriloga.Timer:



Collaboration diagram for vagen.veriloga.Timer:



Public Member Functions

```
    def __init__ (self, startTime, *pars)
    Constructor.
```

Additional Inherited Members

7.38.1 Detailed Description

Timer Class.

7.38.2 Constructor & Destructor Documentation

self	object pointer

Parameters

startTime	Real or build-in real representing the time tolerance
*pars	optional Real or build-in real parameters timeTol and expTol in this order


The documentation for this class was generated from the following file:

· veriloga.py


7.39 vagen.hilevelmod.Vdc Class Reference

Vdc class.

Inheritance diagram for vagen.hilevelmod.Vdc:



Collaboration diagram for vagen.hilevelmod.Vdc:



Public Member Functions

- def __init__ (self, hiLevelMod, name, value, gnd, rise, fall)
 Construtor.
- def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

• def applyV (self, value)

Change the value of the voltage source.

Public Attributes

- volt
- rise
- fall
- dv
- di

7.39.1 Detailed Description

Vdc class.

Child of Electrical implementing aditional features in order to work as a voltage source.

7.39.2 Constructor & Destructor Documentation

```
7.39.2.1 __init__()
```

Construtor.

Parameters

self	The object pointer.
hiLeveMod	Hi level model in which the analog command will be added.
name	Name of the voltage source electrical pin.
value	Real expression holding the inital voltage.
gnd	Electrical representing the ground reference.
rise	Real expression holding the initial rise time.
fall	Real expression holding the initial fall time.

7.39.3 Member Function Documentation

7.39.3.1 applyV()

```
\begin{tabular}{ll} \tt def \ vagen.hilevelmod.Vdc.applyV \ ( \\ & self, \\ & value \ ) \end{tabular}
```

Change the value of the voltage source.

self	The object pointer.
value	Real expression holding the voltage.

Returns

The commands to change the voltage.

7.39.3.2 setRiseFall()

Set the rise and the fall times for changes in the voltage.

Parameters

self	The object pointer.
rise	Real expression holding the rise time for changes in the voltage.
fall	Real expression holding the fall time for changes in the voltage.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

· hilevelmod.py


7.40 vagen.hilevelmod.VdcBus Class Reference

VdcBus class.

Inheritance diagram for vagen.hilevelmod.VdcBus:



Collaboration diagram for vagen.hilevelmod.VdcBus:



Public Member Functions

def __init__ (self)

Constructor.

• def setRiseFall (self, rise, fall)

Set the rise and the fall times for changes in the voltage.

def applyV (self, value)

Change the value of the voltage source.

Additional Inherited Members

7.40.1 Detailed Description

VdcBus class.

Child of a list. It implements aditional methods to deal with read and write operations to a bus. It also overrides the slice method, so it works similar to a slice of a bus in verilog.

7.40.2 Constructor & Destructor Documentation

7.40.3 Member Function Documentation

7.40.3.1 applyV()

Change the value of the voltage source.

Parameters

self	The object pointer.
value	Real expression holding the voltage.

Returns

The commands to change the voltage.

7.40.3.2 setRiseFall()

```
def vagen.hilevelmod.VdcBus.setRiseFall ( self, \\ rise, \\ fall )
```

Set the rise and the fall times for changes in the voltage.

Parameters

self	The object pointer.
rise	Real expression holding the rise time for changes in the voltage.
fall	Real expression holding the fall time for changes in the voltage.

Returns

The commands to change the rise and fall times.


The documentation for this class was generated from the following file:

hilevelmod.py


7.41 vagen.veriloga.WaitAnalogEvent Class Reference

Wait analog event class.

Inheritance diagram for vagen.veriloga.WaitAnalogEvent:



Collaboration diagram for vagen.veriloga.WaitAnalogEvent:



Public Member Functions

def __init__ (self, event, *cmds)
 Constructor.

132 Class Documentation

Additional Inherited Members

7.41.1 Detailed Description

Wait analog event class.

7.41.2 Constructor & Destructor Documentation

Parameters

Constructor.

self	object pointer
event	Event to be waited for
*cmds	variable number of Cmd or CmdList to be added

Reimplemented from vagen.veriloga.Block.


The documentation for this class was generated from the following file:

· veriloga.py


7.42 vagen.hilevelmod.WaitSignal Class Reference

WaitSignal command class.

Inheritance diagram for vagen.hilevelmod.WaitSignal:



Collaboration diagram for vagen.hilevelmod.WaitSignal:



Public Member Functions

def __init__ (self, evnt)

Construtor.

def getEvnt (self)

Return the event that triggers the next state.

def __str__ (self)

Dummy method.

def getVA (self, padding)

Dummy method.

Public Attributes

evnt

7.42.1 Detailed Description

WaitSignal command class.

This class of commands are responsible for wating a specific Event before allowing a test sequence to continue

7.42.2 Constructor & Destructor Documentation

Parameters

self	The object pointer.
evnt	Event to be waited for.

Reimplemented from vagen.veriloga.Cmd.

7.42.3 Member Function Documentation

134 Class Documentation

7.42.3.1 __str__()

```
def vagen.hilevelmod.WaitSignal.__str__ ( self \ )
```

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

7.42.3.2 getEvnt()

```
\label{eq:continuous} \mbox{def vagen.hilevelmod.WaitSignal.getEvnt (} \\ self \mbox{)}
```

Return the event that triggers the next state.

Parameters

```
self The object pointer.
```

Returns

Event passed to the constructor.

7.42.3.3 getVA()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.hilevelmod.WaitSignal.getVA ( \\ $\operatorname{\it self},$ \\ $\operatorname{\it padding}$ ) \end{tabular}
```

Dummy method.

Raise exception when runned.

Parameters

```
self The object pointer.
```

Reimplemented from vagen.veriloga.Cmd.

The documentation for this class was generated from the following file:

· hilevelmod.py


7.43 vagen.hilevelmod.WaitUs Class Reference

WaitUs command class.

Inheritance diagram for vagen.hilevelmod.WaitUs:



Collaboration diagram for vagen.hilevelmod.WaitUs:



Public Member Functions

- def __init__ (self, delay)
 - Construtor.
- def getDelay (self)

Return the delay that triggers the next state.

- def __str__ (self)
 - Dummy method.
- def getVA (self, padding)

Dummy method.

Public Attributes

· delay

7.43.1 Detailed Description

WaitUs command class.

This class of commands are responsible for wating a specific delay before allowing a test sequence to continue.

7.43.2 Constructor & Destructor Documentation

136 Class Documentation

7.43.2.1 __init__()

Construtor.

Parameters

self	The object pointer.
delay	Delay to be waited for.

Reimplemented from vagen.veriloga.Cmd.

7.43.3 Member Function Documentation

7.43.3.1 __str__()

```
def vagen.hilevelmod.WaitUs.__str__ ( self\ )
```

Dummy method.

Raise exception when runned.

Parameters

self The object pointer.

Reimplemented from vagen.veriloga.Cmd.

7.43.3.2 getDelay()

```
def vagen.hilevelmod.WaitUs.getDelay (
```

Return the delay that triggers the next state.

Parameters

self	The object pointer.

Returns

Delay passed to the constructor.

7.43.3.3 getVA()

```
def vagen.hilevelmod.WaitUs.getVA ( self, \\ padding )
```

Dummy method.

Raise exception when runned.

self The object pointer	r.
-------------------------	----

Reimplemented from vagen.veriloga.Cmd.


The documentation for this class was generated from the following file:

hilevelmod.py

7.44 vagen.veriloga.WhileLoop Class Reference


WhileLoop class.

Inheritance diagram for vagen.veriloga.WhileLoop:



138 Class Documentation

Collaboration diagram for vagen.veriloga.WhileLoop:



Public Member Functions

def __init__ (self, cond, *cmds)
 Constructor.

def getCond (self)

Return the while loop condition.

Public Attributes

cond

7.44.1 Detailed Description

WhileLoop class.

7.44.2 Constructor & Destructor Documentation

7.44.2.1 __init__()

self	object pointer
cond	Bool class or build-in bool representing the condition that must be satisfied in order repeat the
	sequence of commands in the block

Parameters

*cmds	variable number of Cmd or CmdList to be added

Reimplemented from vagen.veriloga.Block.

7.44.3 Member Function Documentation

7.44.3.1 getCond()

```
\begin{tabular}{ll} \tt def vagen.veriloga.WhileLoop.getCond ( \\ & self ) \end{tabular}
```

Return the while loop condition.

Parameters

self	object pointer
------	----------------

Returns

Bool class representing the condition that must be satisfied in order repeat the sequence of commands in the

The documentation for this class was generated from the following file:

· veriloga.py

140 Class Documentation

Chapter 8

File Documentation

8.1 hilevelmod.py File Reference

Hi level modeling.

Classes

class vagen.hilevelmod.Mark

Mark command class.

class vagen.hilevelmod.Marker

Marker class.

· class vagen.hilevelmod.WaitSignal

WaitSignal command class.

• class vagen.hilevelmod.WaitUs

WaitUs command class.

• class vagen.hilevelmod.Bus

Bus class.

· class vagen.hilevelmod.Vdc

Vdc class.

• class vagen.hilevelmod.VdcBus

VdcBus class.

• class vagen.hilevelmod.ldc

ldc class.

• class vagen.hilevelmod.ldcBus

IdcBus class.

• class vagen.hilevelmod.Smu

Smu class.

• class vagen.hilevelmod.SmuBus

SmuBus class.

• class vagen.hilevelmod.DigOut

DigOut class.

• class vagen.hilevelmod.DigIn

DigIn class.

• class vagen.hilevelmod.DigInOut

DigInOut class.

• class vagen.hilevelmod.DigBusOut

DigBusOut class.

• class vagen.hilevelmod.DigBusIn

DigBusIn class.

· class vagen.hilevelmod.DigBusInOut

DigBusInOut class.

• class vagen.hilevelmod.Sw

Sw class.

· class vagen.hilevelmod.Clock

Clock class.

· class vagen.hilevelmod.HiLevelMod

HiLevelMod class.

8.1.1 Detailed Description

Hi level modeling.

8.1.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

14/02/23 13:37:31

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER

DEALINGS IN THE SOFTWARE.

8.2 veriloga.py File Reference

VerilogA modeling.

Classes

· class vagen.veriloga.Real

Class of Real operators.

class vagen.veriloga.Bool

Class of Bool operators.

· class vagen.veriloga.Integer

Class of Integer operators.

class vagen.veriloga.IntegerVar

Integer variable class.

• class vagen.veriloga.RealVar

Real variable class.

• class vagen.veriloga.BoolVar

Boolean variable class.

· class vagen.veriloga.Event

Class of events.

class vagen.veriloga.Cmd

Command class.

• class vagen.veriloga.CmdList

Command List class.

· class vagen.veriloga.Block

Command Block Class.

· class vagen.veriloga.WaitAnalogEvent

Wait analog event class.

class vagen.veriloga.Cross

Cross Class.

· class vagen.veriloga.Above

Above Class.

class vagen.veriloga.Timer

Timer Class.

· class vagen.veriloga.InitialStep

InitialStep class.

class vagen.veriloga.FinalStep

FinalStep class.

class vagen.veriloga.RepeatLoop

RepeatLoop class

· class vagen.veriloga.WhileLoop

WhileLoop class.

• class vagen.veriloga.ForLoop

ForLoop class.

· class vagen.veriloga.Cond

Condition Class.

class vagen.veriloga.CaseClass

Condition Class.

· class vagen.veriloga.Electrical

Class of Electrical signals.

class vagen.veriloga.Branch

Branch class.

· class vagen.veriloga.Module

verilogA class

Functions

• def vagen.veriloga.checkType (param, var, Type)

Check if the type of variable matches the Type.

• def vagen.veriloga.checkInstance (param, var, Type)

Check if the variable is an instance of Type.

• def vagen.veriloga.checkNotInstance (param, var, Type)

Check if the variable isn't an instance of Type.

• def vagen.veriloga.parseReal (param, var)

Return a Real instance.

• def vagen.veriloga.checkReal (param, var)

Check if the var is Real or it can be parsed to Real.

def vagen.veriloga.parseInteger (param, var)

Return an Integer instance.

· def vagen.veriloga.checkInteger (param, var)

Check if the variable is Integer or can be parsed to Integer.

• def vagen.veriloga.parseBool (param, var)

Return a Bool instance.

def vagen.veriloga.checkBool (param, var)

Check if the variable is Bool or can be parsed to Bool.

def vagen.veriloga.parseNumber (param, var)

Return a Real, Integer or Boolean instance.

def vagen.veriloga.checkNumber (param, var)

Check if the variable is a number or can be parsed to Bool.

def vagen.veriloga.blockComment (padding, message, align="center")

Creates a comment block.

• def vagen.veriloga.unary (Type, op1, operator)

unary function (local use inside veriloga.py only)

• def vagen.veriloga.binary (Type, op1, op2, operator)

binary function (local use inside veriloga.py only)

def vagen.veriloga.ternary (test, op1, op2)

ternary function

• def vagen.veriloga.block (header)

Returns the pointer to a function that add commands to an analog event.

def vagen.veriloga.At (event)

Returns the pointer to a function that add commands to an analog event.

def vagen.veriloga.unfoldSimTypes (*simTypes)

Unfold variable number of simulation types.

def vagen.veriloga.analysis (*simTypes)

Type of analysis.

• def vagen.veriloga.acStim (mag, phase=0, simType="ac")

ac stimulus

• def vagen.veriloga.Repeat (n)

Returns the pointer to a function that add commands to an Repeat block.

def vagen.veriloga.While (cond)

Returns the pointer to a function that add commands to a While loop.

• def vagen.veriloga.For (start, cond, inc)

Returns the pointer to a function that add commands to a ForLoop.

• def vagen.veriloga.lf (cond)

Returns the pointer to a function that add commands to a Cond Class.

def vagen.veriloga.Case (test)

Returns the pointer to a function that add commands to a Block.

def vagen.veriloga.unfoldParams (*params)

Unfold variable number of parameters.

def vagen.veriloga.Strobe (msg, *params)

Strobe.

def vagen.veriloga.Write (msg, *params)

Write

• def vagen.veriloga.Fopen (fileName)

```
Fopen.
```

• def vagen.veriloga.Fclose (desc)

Fclose

• def vagen.veriloga.Fstrobe (desc, msg, *params)

Fstrobe.

def vagen.veriloga.Fwrite (desc, msg, *params)

Ewrite

def vagen.veriloga.Discontinuity (degree=0)

discontinuity

• def vagen.veriloga.Finish ()

finich

def vagen.veriloga.Error (msg, *params)

error

• def vagen.veriloga.Fatal (msg, *params)

fata

def vagen.veriloga.BoundStep (step)

bond step

• def vagen.veriloga.lastCrossing (signal, threshold, edge='both')

last time a signal crossed a treshold

def vagen.veriloga.random (seed)

random number generator

• def vagen.veriloga.uDistInt (seed, start, end)

Uniforme distribution random number generator.

• def vagen.veriloga.uDistReal (seed, start, end)

Uniforme distribution random number generator.

• def vagen.veriloga.gaussDistInt (seed, mean, std)

Gaussian distribution random number generator.

def vagen.veriloga.gaussDistReal (seed, mean, std)

Gaussian distribution random number generator.

· def vagen.veriloga.expDistInt (seed, mean)

Exponential distribution random number generator.

def vagen.veriloga.expDistReal (seed, mean)

Exponential distribution random number generator.

• def vagen.veriloga.poissonDistInt (seed, mean)

Poisson distribution random number generator.

def vagen.veriloga.poissonDistReal (seed, mean)

Poisson distribution random number generator.

• def vagen.veriloga.exp (x)

Exponential function.

def vagen.veriloga.limexp (x)

Limited Exponential function.

• def vagen.veriloga.absDelay (x, delay)

Absolute Delay.

def vagen.veriloga.transition (x, delay=0, riseTime=1e-6, fallTime=1e-6)

transition filter

• def vagen.veriloga.smooth (x, delay=0, riseTime=1e-6, fallTime=1e-6)

smooth filter with hiperbolic tangend to avoid discontinuities.

• def vagen.veriloga.slew (x, riseSlope=10e-6, fallSlope=10e-6)

slew filter

• def vagen.veriloga.ddt (x)

Diferential function.

 def vagen.veriloga.idt (x, start=Real(0)) Integral function. • def vagen.veriloga.ceil (x) Ceil function. • def vagen.veriloga.floor (x) floor function • def vagen.veriloga.ln (x) natural log function • def vagen.veriloga.log (x) log function • def vagen.veriloga.sqrt (x) square root function • def vagen.veriloga.sin (x) sin function • def vagen.veriloga.cos (x) cos function • def vagen.veriloga.tan (x) tan function • def vagen.veriloga.asin (x) arc sin function • def vagen.veriloga.acos (x) arc cos function • def vagen.veriloga.atan (x) arc tan function • def vagen.veriloga.atan2 (x, y) arc tanh2 function. def vagen.veriloga.hypot (x, y) hypot function. • def vagen.veriloga.sinh (x) sinh function def vagen.veriloga.cosh (x) cosh function • def vagen.veriloga.tanh (x) tanh function • def vagen.veriloga.asinh (x)

Variables

 dictionary vagen.veriloga.opPrecedence precedence

• list vagen.veriloga.anaTypes

types of analysis

arc sinh function
 def vagen.veriloga.acosh (x)
 arc cosh function
 def vagen.veriloga.atanh (x)
 arc tanh function

• vagen.veriloga.temp = Real("\$temperature")

Constants for tasks that represents numbers.

- vagen.veriloga.abstime = Real("\$abstime")
- vagen.veriloga.vt = Real("\$vt")

8.2.1 Detailed Description

VerilogA modeling.

8.2.2 License

Author

Rodrigo Pedroso Mendes

Version

V1.0

Date

05/02/23 22:36:08

Copyright (c) 2023 Rodrigo Pedroso Mendes

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR other LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR other WISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR other DEALINGS IN THE SOFTWARE.

8.2.3 Function Documentation

8.2.3.1 absDelay()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.absDelay ( & $x$, & $\operatorname{\textit{delay}}$ ) \\ \end{tabular}
```

Absolute Delay.

Parameters

X	Real, float or int input
delay	Real, float or int delay input

Returns

Real expressing the absolute delay function

8.2.3.2 acos()

```
\begin{array}{c} \text{def vagen.veriloga.acos (} \\ x \text{ )} \\ \\ \text{arc cos function} \end{array}
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc cos function in radians

8.2.3.3 acosh()

```
\begin{array}{c} \text{def vagen.veriloga.acosh (} \\ x \text{ )} \\ \text{arc cosh function} \end{array}
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc cosh function in radians

8.2.3.4 acStim()

ac stimulus

Parameters

mag	Real class or build-in real representing the magnitude
phase	Real class or build-in representing the phase (default it 0)
simType	string representing the simulation type (default is "ac")

Returns

Real expression representing the ac stimulus command

8.2.3.5 analysis()

```
def vagen.veriloga.analysis ( * \ \textit{simTypes} \ ) 
 Type of analysis.
```

Parameters

*simTypes	optional parameters representing the simulation type
-----------	--

Returns

Bool expression representing the analysis type test

8.2.3.6 asin()

```
\begin{array}{c} \text{def vagen.veriloga.asin (} \\ & \text{$x$ )} \\ \\ \text{arc sin function} \end{array}
```

Parameters

x Real, float or int angle input

Returns

Real expressing the arc sin function in radians

8.2.3.7 asinh()

```
\begin{array}{c} \text{def vagen.veriloga.asinh (} \\ x \text{ )} \\ \text{arc sinh function} \end{array}
```

Parameters

x Real, float or int angle input

Returns

Real expressing the arc sinh function in radians

8.2.3.8 At()

Returns the pointer to a function that add commands to an analog event.

Parameters

event instance of the Event class representing the analog event

Returns

function pointer

8.2.3.9 atan()

```
\begin{array}{c} \text{def vagen.veriloga.atan (} \\ & x \text{ )} \\ \\ \text{arc tan function} \end{array}
```

Parameters

x Real, float or int angle input

Returns

Real expressing the arc tan function in radians

8.2.3.10 atan2()

```
def vagen.veriloga.atan2 (  \begin{matrix} x, \\ y \end{matrix} )
```

arc tanh2 function.

Equivalent to atan(x/y)

Parameters

X	Real, float or int angle input
X	Real, float or int angle input

Returns

Real expressing the arc tan function in radians

8.2.3.11 atanh()

```
\begin{array}{c} \text{def vagen.veriloga.atanh (} \\ x \text{ )} \\ \text{arc tanh function} \end{array}
```

Parameters

```
x Real, float or int angle input
```

Returns

Real expressing the arc tanh function in radians

8.2.3.12 binary()

binary function (local use inside veriloga.py only)

Parameters

Туре	Real, Integer, or Bool
ор1	any Bool, Real, Integer, int, float or bool that represents the expression when test is true
op2	any Bool, Real, Integer, int, float or bool that represents the expression when test is false
operator	string representing the operator

Returns

Bool, Real or Inteter representing the binary operatation

8.2.3.13 block()

Returns the pointer to a function that add commands to an analog event.

Parameters

header	header of the block
ricauci	Header of the block

Returns

pointer to a function that creates a block object

8.2.3.14 blockComment()

Creates a comment block.

Parameters

message	String representing the comment
padding	Number of tabs by which the text will be shifted left align center, left or right

Returns

The comment block.

8.2.3.15 BoundStep()

```
\begin{tabular}{ll} $\tt def \ vagen.veriloga.BoundStep \ ($$ $$ step \ )$ \\ \begin{tabular}{ll} $\tt step \ )$ \\ \begin{tabular}{ll} $\tt bond \ step \ )$ \\ \end{tabular}
```

Parameters

step Real, float or int representing the step

Returns

Cmd representing the BondStep

8.2.3.16 Case()

Returns the pointer to a function that add commands to a Block.

variable	under test of the case structure
variable	under lest of the case structure

Returns

pointer to a function that returns a CaseClass

8.2.3.17 ceil()

```
\begin{tabular}{ll} \tt def wagen.veriloga.ceil ( & x \end{tabular} \label{eq:ceil}
```

Ceil function.

Parameters

```
x Real, float or int input
```

Returns

Integer expressing the ceil function

8.2.3.18 checkBool()

```
def vagen.veriloga.checkBool ( param, \\ var )
```

Check if the variable is Bool or can be parsed to Bool.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to Bool or False otherwise.

8.2.3.19 checkInstance()

```
\begin{array}{c} \text{def vagen.veriloga.checkInstance (} \\ param, \\ var, \\ \textit{Type )} \end{array}
```

Check if the variable is an instance of Type.

Raise an assertion error if it doesn't.

Parameters

param	String representing the name of the variable.
var	Variable.
Туре	Type that the variable should match.

Returns

True if it is an instance or False otherwise.

8.2.3.20 checkInteger()

```
def vagen.veriloga.checkInteger (
```

```
param,
var )
```

Check if the variable is Integer or can be parsed to Integer.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to Integer or False otherwise.

8.2.3.21 checkNotInstance()

```
def vagen.veriloga.checkNotInstance ( param, \\ var, \\ Type )
```

Check if the variable isn't an instance of Type.

Raise an assertion error if it doesn't.

Parameters

param	String representing the name of the variable.
var	Variable.
Туре	Type that the variable should match.

Returns

False if it is an instance or True otherwise.

8.2.3.22 checkNumber()

```
def vagen.veriloga.checkNumber ( param, var )
```

Check if the variable is a number or can be parsed to Bool.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to number or False otherwise.

8.2.3.23 checkReal()

```
def vagen.veriloga.checkReal ( param, var )
```

Check if the var is Real or it can be parsed to Real.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

True if it can be parsed to Real or False otherwise.

8.2.3.24 checkType()

```
\begin{array}{c} \text{def vagen.veriloga.checkType (} \\ param, \\ var, \\ \textit{Type )} \end{array}
```

Check if the type of variable matches the Type.

Raise an assertion error if it doesn't.

Parameters

param	String representing the name of the variable.
var	Variable.
Туре	Type that the variable should match.

Returns

True if it matches the type or False otherwise.

8.2.3.25 cos()

```
\begin{array}{c} \text{def vagen.veriloga.cos (} \\ & x \text{ )} \\ \\ \text{cos function} \end{array}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the cos function

8.2.3.26 cosh()

Parameters

x Real, float or int angle in radians

Returns

Real expressing the cosh function

8.2.3.27 ddt()

```
\begin{array}{c} \text{def vagen.veriloga.ddt (} \\ x \text{ )} \end{array}
```

Diferential function.

Parameters

```
x Real, float or int input
```

Returns

Real expressing the diferential function

8.2.3.28 Discontinuity()

```
\label{eq:def_def} \begin{array}{ll} \operatorname{degree} = 0 \ ) \\ \\ \operatorname{discontinuity} \end{array}
```

Parameters

Returns

Cmd representing the discontinuity

8.2.3.29 Error()

Parameters

msg	message to be printed
*params	variable number of parameters

Returns

Cmd representing the error

8.2.3.30 exp()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.exp} & ( \\ & x \end{tabular} \label{eq:constraints}
```

Exponential function.

Parameters

```
x Real, float or int input
```

Returns

Real expressing the exponential function

8.2.3.31 expDistInt()

Exponential distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Integer or int representing the start of the range

Returns

random Integer

8.2.3.32 expDistReal()

Exponential distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Real, float or int representing the start of the range

Returns

random Real

8.2.3.33 Fatal()

```
def vagen.veriloga.Fatal ( msg, \\ * params )
```

fatal

msg	message to be printed
*params	variable number of parameters

Returns

Cmd representing the error

8.2.3.34 Fclose()

```
\begin{tabular}{ll} $\operatorname{def}$ vagen.veriloga.Fclose ( \\ $\operatorname{\textit{desc}}$ ) \\ \hline {\bf Fclose}. \end{tabular}
```

Parameters

desc

Integer or int representing the file descriptor

Returns

Cmd to close the file

8.2.3.35 Finish()

```
{\tt def\ vagen.veriloga.Finish\ (\ )} finish
```

Returns

Cmd representing the finish

8.2.3.36 floor()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.floor} & ( & & \\ & & & x \end{tabular} ) \\ \begin{tabular}{ll} $\operatorname{floor function} & & \\ \end{tabular}
```

Parameters

x Real, float or int input

Returns

Integer expressing the floor function

8.2.3.37 Fopen()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.Fopen} & $file {\it Name}$ \end{tabular} ) \\ \begin{tabular}{ll} $\operatorname{Fopen}. \end{tabular}
```

Parameters

fileName name of the file

Returns

Integer representing the file descriptor

8.2.3.38 For()

Returns the pointer to a function that add commands to a ForLoop.

Parameters

start	command executed at the beggining
cond	condition that must be satisfied in order repeat the sequence of commands in the block
inc	command executed at the end of each step

Returns

pointer to a function that returns a ForLoop class

8.2.3.39 Fstrobe()

Fstrobe.

Parameters

desc	Integer or int representing the file descriptor
msg	message to be written
*params	variable number of parameters

Returns

Cmd representing the Fstrobe

8.2.3.40 Fwrite()

Fwrite.

desc	Integer or int representing the file descriptor
msg	message to be written
*params	variable number of parameters

Returns

Cmd representing the FWrite

8.2.3.41 gaussDistInt()

Gaussian distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Integer or int representing the start of the range
std	Integer or int representing the end of the range

Returns

random Integer

8.2.3.42 gaussDistReal()

Gaussian distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Real, float or int representing the start of the range
std	Real, float or int representing the end of the range

Returns

random Real

8.2.3.43 hypot()

```
def vagen.veriloga.hypot ( x, y ) hypot function. Equivalent to sqrt(x*x + y*y)
```

X	Real, float or int angle input
X	Real, float or int angle input

Returns

Real expressing the hypot function

8.2.3.44 idt()

Integral function.

Parameters

X	Real, float or int input
start	Real, float or int input

Returns

Real expressing the integral function

8.2.3.45 If()

```
\begin{tabular}{ll} \tt def \ vagen.veriloga.If ( \\ & cond \end{tabular} \label{eq:cond}
```

Returns the pointer to a function that add commands to a Cond Class.

Parameters

cond | condition that must be satisfied in order to run the sequence of commands in the block

Returns

pointer to a function that returns a Cmd class

8.2.3.46 lastCrossing()

last time a signal crossed a treshold

Parameters

signal	Real, float or int representing the signal
threshold	Real, float or int representing the threshold that must be crossed
edge	It can be one the strings "rising", "falling" or "both"

Returns

Real class representing the last crossing.

8.2.3.47 limexp()

```
{\tt def} vagen.veriloga.limexp (
```

x)

Limited Exponential function.

Parameters

```
x Real, float or int input
```

Returns

Real expressing the limited exponential function

8.2.3.48 In()

```
\begin{array}{c} \text{def vagen.veriloga.ln (} \\ & x \text{ )} \\ \\ \text{natural log function} \end{array}
```

Parameters

```
x Real, float or int input
```

Returns

Real expressing the natural log function

8.2.3.49 log()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.log} & ( & & \\ & & x & ) \\ \hline $\log \mbox{ function} & \\ \end{tabular}
```

Parameters

```
x Real, float or int input
```

Returns

Real expressing the log function

8.2.3.50 parseBool()

```
def vagen.veriloga.parseBool ( param, \\ var )
```

Return a Bool instance.

Parameters

param	String representing the name of the variable.
var	Variable

Returns

Bool object.

8.2.3.51 parseInteger()

Return an Integer instance.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

Integer object.

8.2.3.52 parseNumber()

Return a Real, Integer or Boolean instance.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

Real, Integer or Bool instance.

8.2.3.53 parseReal()

```
def vagen.veriloga.parseReal ( param, var )
```

Return a Real instance.

Parameters

param	String representing the name of the variable.
var	Variable.

Returns

Real object.

8.2.3.54 poissonDistInt()

Poisson distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Integer or int representing the start of the range

Returns

random Integer

8.2.3.55 poissonDistReal()

```
def vagen.veriloga.poissonDistReal ( seed, \\ mean \ )
```

Poisson distribution random number generator.

Parameters

seed	IntegerVar with the seed
mean	Real, float or int representing the start of the range

Returns

random Real

8.2.3.56 random()

```
\label{eq:condition} \mbox{def vagen.veriloga.random (} \\ seed \mbox{)}
```

random number generator

Parameters

seed	IntegerVar with the seed

Returns

random Integer

8.2.3.57 Repeat()

```
def vagen.veriloga.Repeat ( n )
```

Returns the pointer to a function that add commands to an Repeat block.

Parameters

n Integer class or intrepresenting the number of times the sequence must be repeated

Returns

pointer to a function that returns a RepeatLoop class

8.2.3.58 sin()

```
\begin{array}{c} \text{def vagen.veriloga.sin (} \\ & x \text{ )} \\ \\ \text{sin function} \end{array}
```

Parameters

x Real, float or int angle in radians

Returns

Real expressing the sin function

8.2.3.59 sinh()

```
\begin{tabular}{ll} $\tt def \ vagen.veriloga.sinh \ ( \\ & x \ ) \\ \\ \hline \mbox{sinh function} \\ \end{tabular}
```

Parameters

```
x Real, float or int angle in radians
```

Returns

Real expressing the sinh function

8.2.3.60 slew()

```
def vagen.veriloga.slew ( x, riseSlope = 10e-6, fallSlope = 10e-6 )
```

slew filter

Parameters

X	Real, float or int input
riseSlope	Real, float or int delay input
fallSlope	Real, float or int delay input

Returns

Real expressing the slew filter

8.2.3.61 smooth()

```
def vagen.veriloga.smooth ( x, delay = 0,
```

```
riseTime = 1e-6,
fallTime = 1e-6 )
```

smooth filter with hiperbolic tangend to avoid discontinuities. It goes from 0.0001 to 0.9999. It never fully reaches 0 or 1.

Parameters

X	Real, float or int input	
delay	Real, float or int delay input. actual delay will be delay + 2.048*[rise/fall]Tim	
riseTime	delay Real, float or int rise time from 10% to 90%	
fallTime	delay Real, float or int fall time from 10% to 90%	

Returns

Real expressing the transition filter

8.2.3.62 sqrt()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.sqrt} & ( \\ & x \ ) \\ \\ & \end{tabular} square root function
```

Parameters

```
x Real, float or int input
```

Returns

Real expressing the square root function

8.2.3.63 Strobe()

Strobe.

Parameters

msg	message to be printed
*params	variable number of parameters

Returns

Cmd representing the strobe

8.2.3.64 tan()

```
\begin{array}{c} \text{def vagen.veriloga.tan (} \\ & x \text{ )} \end{array}
```

tan function

Χ	Real, float or int angle in radians

Returns

Real expressing the tan function

8.2.3.65 tanh()

```
\begin{tabular}{ll} $\operatorname{def vagen.veriloga.tanh} & ( & & \\ & & x & ) \\ \\ \end{tanh function}
```

Parameters

```
x Real, float or int angle in radians
```

Returns

Real expressing the tanh function

8.2.3.66 ternary()

ternary function

Parameters

test	Bool or bool representing the test	
op1	any Bool, Real, Integer, int, float or bool that represents the expression when test is true	
op2	any Bool, Real, Integer, int, float or bool that represents the expression when test is false	

Returns

Bool, Real or Inteter representing the ternary operator

8.2.3.67 transition()

```
def vagen.veriloga.transition ( x, delay = 0, riseTime = 1e-6, fallTime = 1e-6)
```

transition filter

X	Real, float or int input		
delay	Real, float or int delay input		
riseTime	delay Real, float or int delay input		
fallTime	delay Real, float or int delay input		

Returns

Real expressing the transition filter

8.2.3.68 uDistInt()

Uniforme distribution random number generator.

Parameters

seed	IntegerVar with the seed
start	Integer or int representing the start of the range
end	Integer or int representing the end of the range

Returns

random Integer

8.2.3.69 uDistReal()

Uniforme distribution random number generator.

Parameters

seed	IntegerVar with the seed
start	Real, float or int representing the start of the range
end	Real, float or int representing the end of the range

Returns

random Real

8.2.3.70 unary()

unary function (local use inside veriloga.py only)

Parameters

Туре	Real, Integer, or Bool
op1	any Bool, Real, Integer, int, float or bool that represents the expression when test is true

168 File Documentation

Returns

Bool, Real or Inteter representing the binary operatation

8.2.3.71 unfoldParams()

Unfold variable number of parameters.

Parameters

*params variable number of param	neters
----------------------------------	--------

Returns

string representing the parameters separeted by comma

8.2.3.72 unfoldSimTypes()

```
def vagen.veriloga.unfoldSimTypes (
     * simTypes )
```

Unfold variable number of simulation types.

Parameters

```
list of simulation types
```

Returns

string with the unfolded simulation types

8.2.3.73 While()

Returns the pointer to a function that add commands to a While loop.

Parameters

cond

Bool class or build-in bool representing the condition that must be satisfied in order repeat the sequence of commands in the block

Returns

pointer to a function that returns a WhileLoop class

8.2.3.74 Write()

Write.

Parameters

msg	message to be printed
*params	variable number of parameters

Returns

Cmd representing the Write

8.2.4 Variable Documentation

8.2.4.1 anaTypes

```
list vagen.veriloga.anaTypes
Initial value:
1 = ["ac",
                "dc",
                "ic",
3
                "tran",
4
                "pac",
"pnoise",
6
                "pss",
                "pxf",
                "sp",
"static",
"tdr",
10
```

"xf"]

types of analysis

11

12

8.2.4.2 opPrecedence

dictionary vagen.veriloga.opPrecedence

Initial value:

```
: {'+' : 0, '-' : 0, '!' : 0, '~' : 0},
'binary' : {'*' : 1, '/' : 1, '%' : 1,
'+' : 2, '-' : 2,
'*' : 3, '«' : 3,
'<=' : 4, '>=' : 4, '>' : 4, '<' : 4,
'==' : 5, '!=' : 5,
1 = {'unary'
4
                                                 '==':5, '!='
'&':6,
'^:7,
'!:8,
'&&':9,
'!!':10},
'ternary': {'?':11}}
10
11
```

precedence

8.2.4.3 temp

```
vagen.veriloga.temp = Real("$temperature")
```

Constants for tasks that represents numbers.

170 File Documentation

Index

abs	vagen.veriloga.CmdList, 35
vagen.veriloga.Integer, 81	vagen.veriloga.Cond, 37
vagen.veriloga.Real, 106	vagen.veriloga.Cross, 40
add	vagen.veriloga.Electrical, 57
vagen.veriloga.Integer, 81	vagen.veriloga.Event, 60
vagen.veriloga.Real, 106	vagen.veriloga.FinalStep, 62
and	vagen.veriloga.ForLoop, 64
vagen.veriloga.Bool, 18	vagen.veriloga.InitialStep, 78
vagen.veriloga.Integer, 81	vagen.veriloga.Integer, 80
eq	vagen.veriloga.IntegerVar, 94
vagen.veriloga.Bool, 18	vagen.veriloga.Module, 101
vagen.veriloga.Integer, 82	vagen.veriloga.Real, 106
vagen.veriloga.Real, 106	vagen.veriloga.RealVar, 114
ge	vagen.veriloga.RepeatLoop, 116
vagen.veriloga.Integer, 82	vagen.veriloga.Timer, 125
vagen.veriloga.Real, 107	vagen.veriloga.WaitAnalogEvent, 132
getitem	vagen.veriloga.WhileLoop, 138
vagen.hilevelmod.Bus, 28	invert
gt	vagen.veriloga.Bool, 18
vagen.veriloga.Integer, 82	vagen.veriloga.Integer, 83
vagen.veriloga.Real, 107	le
init	vagen.veriloga.Integer, 83
vagen.hilevelmod.Bus, 27	vagen.veriloga.Real, 107
vagen.hilevelmod.Clock, 31	lshift
vagen.hilevelmod.DigBusIn, 42	vagen.veriloga.Integer, 83
vagen.hilevelmod.DigBusInOut, 44	lt
vagen.hilevelmod.DigBusOut, 46	vagen.veriloga.Integer, 83
vagen.hilevelmod.DigIn, 49	vagen.veriloga.Real, 108
vagen.hilevelmod.DigInOut, 51	mod
vagen.hilevelmod.DigOut, 54	vagen.veriloga.Integer, 85
vagen.hilevelmod.HiLevelMod, 67	mul
vagen.hilevelmod.ldc, 74 vagen.hilevelmod.ldcBus, 76	vagen.veriloga.Integer, 85 vagen.veriloga.Real, 108
vagen.hilevelmod.Mark, 96	
vagen.hilevelmod.Marker, 98	ne vagen.veriloga.Bool, 18
vagen.hilevelmod.Smu, 118	vagen.veriloga.boor, 16
vagen.hilevelmod.SmuBus, 121	vagen.veriloga.meger, 65
vagen.hilevelmod.Sw, 123	
vagen.hilevelmod.Vdc, 127	vagen.veriloga.Integer, 86
vagen.hilevelmod.VdcBus, 129	vagen.veriloga.meger, 66
vagen.hilevelmod.WaitSignal, 133	or
vagen.hilevelmod.WaitUs, 135	vagen.veriloga.Bool, 20
vagen.veriloga.Above, 14	vagen.veriloga.Event, 61
vagen.veriloga.Block, 15	vagen.veriloga.Lveril, 61
vagen.veriloga.Biock, 13 vagen.veriloga.Bool, 17	pos
vagen.veriloga.BoolVar, 23	vagen.veriloga.Integer, 86
vagen.veriloga.Boorvar, 26	vagen.veriloga.meger, 00 vagen.veriloga.Real, 109
vagen.veriloga.CaseClass, 29	pow
vagen.veriloga.Cmd, 33	vagen.veriloga.Integer, 86
	1

vagen.veriloga.Real, 109	acStim
radd	veriloga.py, 148
vagen.veriloga.Integer, 87	addNode
vagen.veriloga.Real, 109	vagen.veriloga.Module, 101
rand	analog
vagen.veriloga.Bool, 20	vagen.veriloga.Module, 102
vagen.veriloga.Integer, 87	analysis
rlshift	veriloga.py, 148
vagen.veriloga.Integer, 87	anaTypes
rmod	veriloga.py, 169
vagen.veriloga.Integer, 88	append
rmul	vagen.hilevelmod.Bus, 28
vagen.veriloga.Integer, 88	vagen.veriloga.CaseClass, 30
vagen.veriloga.Real, 110	vagen.veriloga.CmdList, 35
ror	vagen.veriloga.Cond, 38
vagen.veriloga.Bool, 20	applyl
vagen.veriloga.Integer, 88	vagen.hilevelmod.ldc, 74
rpow	vagen.hilevelmod.ldcBus, 76
vagen.veriloga.Integer, 88	vagen.hilevelmod.Smu, 119
vagen.veriloga.Real, 110	vagen.hilevelmod.SmuBus, 122
rrshift	applyR
vagen.veriloga.Integer, 89	vagen.hilevelmod.Smu, 119
rshift	vagen.hilevelmod.SmuBus, 122
vagen.veriloga.Integer, 89	applyV
rsub	vagen.hilevelmod.Smu, 120
vagen.veriloga.Integer, 89	vagen.hilevelmod.SmuBus, 122
vagen.veriloga.Real, 110	vagen.hilevelmod.Vdc, 127
rtruediv	vagen.hilevelmod.VdcBus, 129
vagen.veriloga.Integer, 90	asin
vagen.veriloga.Real, 111	veriloga.py, 148
rxor	asinh
vagen.veriloga.Bool, 21	veriloga.py, 149
vagen.veriloga.Integer, 90	At
str	veriloga.py, 149
vagen.hilevelmod.Mark, 96	atan
vagen.hilevelmod.WaitSignal, 133	veriloga.py, 149
vagen.hilevelmod.WaitUs, 136	atan2
vagen.veriloga.Bool, 21	veriloga.py, 150
vagen.veriloga.Cmd, 33	atanh
vagen.veriloga.CmdList, 35	veriloga.py, 150
vagen.veriloga.Event, 61	3 177
vagen.veriloga.Integer, 90	beginningAnalog
vagen.veriloga.Real, 111	vagen.veriloga.Module, 102
sub	binary
vagen.veriloga.Integer, 90	veriloga.py, 150
vagen.veriloga.Real, 111	block
truediv	veriloga.py, 150
vagen.veriloga.Integer, 92	blockComment
vagen.veriloga.Real, 111	veriloga.py, 151
xor	BoundStep
vagen.veriloga.Bool, 21	veriloga.py, 151
vagen.veriloga.Integer, 92	
	Case
absDelay	veriloga.py, 151
veriloga.py, 147	ceil
acos	veriloga.py, 152
veriloga.py, 147	checkBool
acosh	veriloga.py, 152
veriloga.py, 148	checkInstance

veriloga.py, 152	veriloga.py, 157
checkInteger	For
veriloga.py, 152	veriloga.py, 158
checkNotInstance	Fstrobe
veriloga.py, 153	veriloga.py, 158
checkNumber	Fwrite
veriloga.py, 153	veriloga.py, 158
checkReal	gaussDistInt
veriloga.py, 153	veriloga.py, 159
checkType	gaussDistReal
veriloga.py, 154	veriloga.py, 159
clock	getBlock
vagen.hilevelmod.HiLevelMod, 68	vagen.veriloga.Cond, 38
cos veriloga.py, 154	getBlockList
cosh	vagen.veriloga.CaseClass, 30
veriloga.py, 154	getCmd
vernoga.py, 104	vagen.hilevelmod.Mark, 97
ddt	getCond
veriloga.py, 155	vagen.veriloga.Cond, 38
dec	vagen.veriloga.ForLoop, 65
vagen.veriloga.IntegerVar, 94	vagen.veriloga.WhileLoop, 139
dig	getDelay
vagen.hilevelmod.HiLevelMod, 68	vagen.hilevelmod.WaitUs, 136
Discontinuity	getEqs
veriloga.py, 155	vagen.hilevelmod.HiLevelMod, 69
	vagen.hilevelmod.Marker, 98
electrical	getEvnt
vagen.veriloga.Module, 102	vagen.hilevelmod.WaitSignal, 134
Else	getHeader
vagen.veriloga.Cond, 38	vagen.veriloga.Block, 16
endAnalog	getInc
vagen.veriloga.Module, 102	vagen.veriloga.ForLoop, 65
eq	getModuleName
vagen.veriloga.BoolVar, 23	vagen.veriloga.Module, 103
vagen.veriloga.IntegerVar, 94	getN
vagen.veriloga.RealVar, 115	vagen.veriloga.RepeatLoop, 117
Error	getName
veriloga.py, 155	vagen.hilevelmod.Marker, 99
exp	vagen.veriloga.Electrical, 57
veriloga.py, 155 expDistInt	getOcn
veriloga.py, 156	vagen.hilevelmod.HiLevelMod, 69
expDistReal	getPrecedence vagen.veriloga.Bool, 21
veriloga.py, 156	vagen.veriloga.booi, 21 vagen.veriloga.Integer, 92
vernoga.py, 100	vagen.veriloga.meger, 92 vagen.veriloga.Real, 113
Fatal	getST
veriloga.py, 156	vagen.hilevelmod.DigOut, 54
Fclose	getStart
veriloga.py, 157	vagen.veriloga.ForLoop, 65
Finish	getVA
veriloga.py, 157	vagen.hilevelmod.Mark, 97
fixName	vagen.hilevelmod.WaitSignal, 134
vagen.veriloga.Module, 103	vagen.hilevelmod.WaitUs, 136
flat	vagen.veriloga.Block, 16
vagen.veriloga.CmdList, 35	vagen.veriloga.CaseClass, 30
floor	vagen.veriloga.Cmd, 33
veriloga.py, 157	vagen.veriloga.CmdList, 36
Fopen	vagen.veriloga.Cond, 39
	- · · · · · ·

vagen.veriloga.Module, 103	parseInteger
getValue	veriloga.py, 161
vagen.veriloga.Bool, 22	parseNumber
vagen.veriloga.Integer, 93	veriloga.py, 162
vagen.veriloga.Real, 113	parseReal
	veriloga.py, 162
high	poissonDistInt
vagen.hilevelmod.Marker, 99	veriloga.py, 162
hilevelmod.py, 141	poissonDistReal
hiZ vagen.hilevelmod.DigBusInOut, 44	veriloga.py, 163
vagen.hilevelmod.DigInOut, 52	randam
-	random
hypot veriloga.py, 159	veriloga.py, 163
veriloga.py, 139	read vagen.hilevelmod.DigBusIn, 42
iAttr	vagen.hilevelmod.DigBdsiff, 42
vagen.veriloga.Electrical, 57	Repeat
iCont	•
vagen.veriloga.Electrical, 58	veriloga.py, 163
idc	seq
vagen.hilevelmod.HiLevelMod, 69	vagen.hilevelmod.HiLevelMod, 70
idt	seqNested
veriloga.py, 160	vagen.hilevelmod.HiLevelMod, 70
If	setCond
veriloga.py, 160	vagen.hilevelmod.Sw, 124
iInd	setDelay
vagen.veriloga.Electrical, 58	vagen.hilevelmod.DigBusOut, 46
inc	vagen.hilevelmod.DigOut, 55
vagen.veriloga.IntegerVar, 95	setRiseFall
	vagen.hilevelmod.DigBusOut, 46
lastCrossing	vagen.hilevelmod.DigOut, 55
veriloga.py, 160	vagen.hilevelmod.ldc, 75
limexp	vagen.hilevelmod.ldcBus, 77
veriloga.py, 160	vagen.hilevelmod.Sw, 124
In	vagen.hilevelmod.Vdc, 128
veriloga.py, 161	vagen.hilevelmod.VdcBus, 130
log	sin
veriloga.py, 161	veriloga.py, 164
low	sinh
vagen.hilevelmod.Marker, 99	veriloga.py, 164
lowZ	slew
vagen.hilevelmod.DigBusInOut, 44	veriloga.py, 164
vagen.hilevelmod.DigInOut, 52	smooth
	veriloga.py, 164
mark	smu
vagen.hilevelmod.Marker, 99	vagen.hilevelmod.HiLevelMod, 71
marker	sqrt
vagen.hilevelmod.HiLevelMod, 70	veriloga.py, 165
off	Strobe
	veriloga.py, 165
vagen.hilevelmod.Clock, 32	SW
on	vagen.hilevelmod.HiLevelMod, 71
vagen.hilevelmod.Clock, 32	g
opPrecedence	tan
veriloga.py, 169	veriloga.py, 165
par	tanh
vagen.veriloga.Module, 103	veriloga.py, 166
parseBool	temp
veriloga.py, 161	veriloga.py, 169
- 3-1-17	

ternary	dig, 68
veriloga.py, 166	getEqs, 69
toggle	getOcn, 69
vagen.hilevelmod.DigBusOut, 47	idc, 69
vagen.hilevelmod.DigOut, 55	marker, 70
vagen.veriloga.BoolVar, 25	seq, 70
transition	seqNested, 70
veriloga.py, 166	smu, 71
	sw, 71
uDistInt	var, 72
veriloga.py, 167	vdc, 72
uDistReal	vagen.hilevelmod.ldc, 73
veriloga.py, 167	init, 74
unary	applyI, 74
veriloga.py, 167	setRiseFall, 75
unfoldParams	vagen.hilevelmod.ldcBus, 75
veriloga.py, 168	init, 76
unfoldSimTypes	applyI, 76
veriloga.py, 168	setRiseFall, 77
100gu.p); 100	vagen.hilevelmod.Mark, 95
vagen, 11	•
vagen.hilevelmod.Bus, 26	init, 96
getitem, 28	str, 96
init, 27	getCmd, 97
append, 28	getVA, 97
vagen.hilevelmod.Clock, 31	vagen.hilevelmod.Marker, 97
init, 31	init, 98
off, 32	getEqs, 98
on, 32	getName, 99
	high, 99
vagen.hilevelmod.DigBusIn, 40	low, 99
init, 42	mark, 99
read, 42	vagen.hilevelmod.Smu, 117
vagen.hilevelmod.DigBusInOut, 42	init, 118
init, 44	applyl, 119
hiZ, 44	applyR, 119
lowZ, 44	applyV, 120
vagen.hilevelmod.DigBusOut, 45	vagen.hilevelmod.SmuBus, 120
init, 46	init, 121
setDelay, 46	applyl, 122
setRiseFall, 46	applyR, 122
toggle, 47	applyV, 122
write, 47	vagen.hilevelmod.Sw, 123
vagen.hilevelmod.DigIn, 47	init, 123
init, 49	setCond, 124
read, 49	setRiseFall, 124
vagen.hilevelmod.DigInOut, 50	vagen.hilevelmod.Vdc, 126
init, 51	init , 127
hiZ, 52	applyV, 127
lowZ, 52	setRiseFall, 128
vagen.hilevelmod.DigOut, 52	vagen.hilevelmod.VdcBus, 128
init, 54	init, 129
getST, 54	applyV, 129
setDelay, 55	
setRiseFall, 55	setRiseFall, 130
toggle, 55	vagen.hilevelmod.WaitSignal, 132
write, 56	init, 133
vagen.hilevelmod.HiLevelMod, 66	str, 133
init, 67	getEvnt, 134
, 07 clock, 68	getVA, 134
order, ou	

vagen.hilevelmod.WaitUs, 134	iAttr, 57
init, 135	iCont, 58
str, 136	ilnd, 58
getDelay, 136	vAttr, 58
getVA, 136	vCont, 59
vagen.veriloga.Above, 13	vInd, 59
init, 14	vagen.veriloga.Event, 60
vagen.veriloga.Block, 14	init, 60
init, 15	, 61
getHeader, 16	or, 61
getVA, 16	vagen.veriloga.FinalStep, 61
3 ,	init , 62
vagen.veriloga.Bool, 16	 -
_and, 18	vagen.veriloga.ForLoop, 63
eq, 18	init, 64
init, 17	getCond, 65
invert, 18	getInc, 65
ne, 18	getStart, 65
or, 20	vagen.veriloga.InitialStep, 77
rand, <mark>20</mark>	init, 78
ror, 20	vagen.veriloga.Integer, 78
rxor, 21	abs, 81
str, 21	add, 81
xor, 21	and, 81
getPrecedence, 21	eq, <mark>82</mark>
getValue, 22	ge, <mark>82</mark>
vagen.veriloga.BoolVar, 22	gt, 82
init, 23	gt, 82 init, 80
eq, 23	invert, 83
•	
toggle, 25	le, 83
vagen.veriloga.Branch, 25	lshift, 83
init, 26	lt, 83
vagen.veriloga.CaseClass, 28	mod, 85
init, 29	mul, 85
append, 30	ne, 85
getBlockList, 30	neg, <mark>86</mark>
getVA, 30	or, <mark>86</mark>
vagen.veriloga.Cmd, 32	pos, <mark>86</mark>
init, 33	pow, 86
str, 33	radd, 87
getVA, 33	rand, 87
vagen.veriloga.CmdList, 34	rlshift, 87
init, 35	rmod, <mark>88</mark>
str, 35	rmul, 88
append, 35	ror, <mark>88</mark>
flat, 35	rpow, 88
getVA, 36	rrshift, 89
vagen.veriloga.Cond, 36	rshift, 89
init, 37	rsub, 89
	rtruediv, 90
append, 38	
Else, 38	rxor, 90
getBlock, 38	str, 90
getCond, 38	sub, 90
getVA, 39	truediv, 92
vagen.veriloga.Cross, 39	xor, 92
init, 40	getPrecedence, 92
vagen.veriloga.Electrical, 56	getValue, 93
init, 57	vagen.veriloga.IntegerVar, 93
getName, 57	init, 94

	" FI .: 1 FO
dec, 94	vagen.veriloga.Electrical, 59 vdc
eq, 94 inc, 95	vagen.hilevelmod.HiLevelMod, 72
vagen.veriloga.Module, 100	veriloga.py, 142
init, 101	absDelay, 147
addNode, 101	acos, 147
analog, 102	acosh, 148
beginningAnalog, 102	acStim, 148
electrical, 102	analysis, 148
endAnalog, 102	anaTypes, 169
fixName, 103	asin, 148
getModuleName, 103	asinh, 149
getVA, 103	At, 149
par, 103	atan, 149
var, 104	atan2, 150
vagen.veriloga.Real, 104	atanh, 150
abs, 106	binary, 150
add, 106	block, 150
eq, 106	blockComment, 151
ge, 107	BoundStep, 151
gt, 107	Case, 151
init, 106	ceil, 152
_le, 107	checkBool, 152
lt, 108	checkInstance, 152
mul, 108	checkInteger, 152
ne, 108	checkNotInstance, 153
neg, 109	checkNumber, 153
pos, 109	checkReal, 153
pow, 109	checkType, 154
radd, 109	cos, 154
rmul, 110	cosh, 154
rpow, 110 rsub, 110	ddt, 155
rtruediv, 111	Discontinuity, 155 Error, 155
rtruectv, 111 str, 111	exp, 155
sub, 111	expDistInt, 156
sub, +++ truediv, 111	expDistmit, 136
getPrecedence, 113	Fatal, 156
getValue, 113	Fclose, 157
vagen.veriloga.RealVar, 113	Finish, 157
init , 114	floor, 157
eq, 115	Fopen, 157
vagen.veriloga.RepeatLoop, 115	For, 158
init , 116	Fstrobe, 158
getN, 117	Fwrite, 158
vagen.veriloga.Timer, 124	gaussDistInt, 159
init, 125	gaussDistReal, 159
vagen.veriloga.WaitAnalogEvent, 130	hypot, 159
init, 132	idt, 160
vagen.veriloga.WhileLoop, 137	lf, 160
init, 138	lastCrossing, 160
getCond, 139	limexp, 160
var	In, 161
vagen.hilevelmod.HiLevelMod, 72	log, 161
vagen.veriloga.Module, 104	opPrecedence, 169
vAttr	parseBool, 161
vagen.veriloga.Electrical, 58	parseInteger, 161
vCont	parseNumber, 162

```
parseReal, 162
    poissonDistInt, 162
    poissonDistReal, 163
    random, 163
    Repeat, 163
    sin, 164
    sinh, 164
    slew, 164
    smooth, 164
    sqrt, 165
    Strobe, 165
    tan, 165
    tanh, 166
    temp, 169
    ternary, 166
    transition, 166
    uDistInt, 167
    uDistReal, 167
    unary, 167
    unfoldParams, 168
    unfoldSimTypes, 168
    While, 168
    Write, 168
vInd
    vagen.veriloga.Electrical, 59
While
     veriloga.py, 168
Write
    veriloga.py, 168
write
    vagen.hilevelmod.DigBusOut, 47
    vagen.hilevelmod.DigOut, 56
```