This repository has been archived by the owner on Nov 28, 2023. It is now read-only.
Add support for the riscv32i target #45
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
There are no tests on CI for this target because they require an unreleased-yet version of the |
|
Would it be possible to take Also, I've discovered that the CI tests don't seem to care which platform did the assembling. Thanks for doing this, by the way! |
|
Added, thanks! |
|
Added CI rules and updated dependencies. I can't test this at the moment because I don't have any RISC-V hardware with me, but generated assembly for |
almindor
approved these changes
Mar 7, 2020
|
I checked this PR with icebreaker-litex-examples, works fine! |
|
Works for HiFive1 too. |
|
bors r=almindor |
Build succeeded |
Closed
Sign up for free
to subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Ported from fomu-rt
Closes: #34