
# Sitara Linux Training: Tuning the DDR3 Timings on BeagleBoneBlack

From Texas Instruments Wiki

Return to the Sitara Linux Training List



### Introduction

This lab is going to walk you through the process of determining and configuring the DDR3 values for a custom board. For the purposes of this lab we will be using the BeagleBone Black (specifically rev A5). Note that the BeagleBone Black JTAG header is not populated out of the box, therefore you will need to add the 20-pin CTI header on the under-side of the board.

# **Determine Basic Preliminary Timings**

#### Description

This section discusses how to determine the preliminary DDR3 timings for the EMIF on the AM335x. This will be done by entering data from the memory datasheet into a spreadsheet as well as entering some board-specific information into a second spreadsheet. The resulting output data will be placed into a GEL file which CCS will use to configure the EMIF registers.

#### **Prerequisites**

- The memory datasheet(s) for the DDR3 chip(s) on the board
- RatioSeed Tool
  - From http://processors.wiki.ti.com/index.php/AM335x\_DDR\_PHY\_register\_configuration\_for\_DDR3
- DDR3 Timing Configuration Tool
- From http://processors.wiki.ti.com/index.php/AM335x\_EMIF\_Configuration\_tips
- This sample BeagleBoneBlack GEL file: File:BeagleBlack 400Mhz 4GbDDR.gel.tar.gz

#### Lab Steps

Open the DDR3 Timing Configuration Tool spreadsheet and the memory datasheet

- 1. Inside the spreadsheet there are a number of different fields which must be populated per the memory datasheet
  - Note that every value must be filled in as the memory datasheet specifies regardless of what frequency the memory is actually operating
  - The one exception is the operating frequency (tck) itself we will use 400MHz instead of the max 800MHz for the DDR3-1600 memory used on the BeagleBoneBlack. This is because the AM335x EMIF cannot operate at 800MHz. Refer to the AM335x TRM in the EMIF chapter for more information on the EMIF timing requirements

	A	В	C	D	E	F	G	H
1	AM335x DDI	R3 Timing Co	nfiguration	Tool				
2								
3		AM335x register name	AM335x register bit length	Memory datasheet symbol	Memory Datasheet value	unit	AM335x Setting (Decimal)	Comments
4		ICK REG T RP		ICK	2.5	ns		speed at which the part will run, not the max freq. typically taken from the speed bin tables
6	B	REG_T_RCD REG_T_WR	4	IRP IRCD	13.75 13.75	DS DS		typically taken from the speed bin tables
5 6 7 8 9 10 11 12 13 14 15 16	NE.	REG_T_RAS REG_T_RC	5	tWR tRAS	35 48.75	ns ns	13	tRAS should be >= tRCD
10	DRAM	REG_T_RRD REG_T_WTR	3	IRC IRRD IWTR	4	tCK		use the value given in CK units
12	(0	REG_T_XP	3	tXP	3	ICK ICK ICK	1	use the value given in CK units
13	TIM.	REG_T_ODT REG_T_XSNR	9	OOTLon IXS	270	ns	107	typically in terms of CWL. First determine CWL. usually tRFC+10
15	RAM	REG_T_XSRD REG_T_RTP	3	IXSDLL IRTP	512 4	tČK tČK		usually in terms of tDLLK use the value given in CK units
17	9	REG T CKE REG T PDLL UL	3	ICKE	3	tCK		use the value given in CK units set to fixed value of 5
19	η Ν	REG T ZQCS	6	IZOCS		tCK	63	
18 19 20 21	E.W	REG_T_RFC	9	IRFC IREFI	260	ns	103	
22	NDS/	REG_T_RAS_MAX	4	tRASmax			15	for DDR3, must be set to 15

#### IMPORTANT

The timings above were derived for the Micron MT41K256M16HA-125:E which is used on the BeagleBoneBlack. A different memory device will require different timing parameters than used above

- 2. After ensuring that all of the parameters are entered for the correct memory device grab the values in the three SDRAM\_TIM\_n registers and replace the ALLOPP DDR3 SDRAM TIMINGn values in the GEL file
  - The values you need to modify are on lines 694-696
  - You will also need to determine the Read Latency by using the formula in the comment on 691. As our CL=6 for this memory at 400MHz, we will enter in 0x07



Open the Ratio Seed spreadsheet

- 1. Specify the speed at which you intend to run the memory (in MHz)
- 2. Enter the trace lengths for the DDR\_CLK for each byte
  - If using a single chip use the same length for both. If using two memories with 'T' Routing specify the value for each byte. If using fly-by topology where the trace runs from the first memory to the second then enter the total trace length for both.
- 3. Enter the DQS trace lengths for each byte  $in\ inches$ 
  - We defaulted to the positive signal. We used the trace lengths for DDR DQS0 and DDR DQS1 and ignored the negative signals for both bytes
- 4. Determine whether to enter a '0' or '1' for the PHY\_INVERT\_CLKOUT
  - If the clock trace is longer than the DQS trace use a '0' otherwise use a '1'

1	Parameters		
2	DDR clock frequency	400	MHz
3	PHY_INVERT_CLKOUT	0	
4			
5	Trace Length (inches)		
6		Byte 0	Byte 1
7	DDR_CK trace	0.948	0.948
8	DDR_DQSx trace	0.916	0.798

- 5. You should see four values generated at the bottom plus the PHY INVERT CLKOUT parameter which you can enter into your GEL file
  - The values you will need to modify are on lines 676-682
  - Although the spreadsheet does not calculate an initial value for this parameter use 0x80 for the WR\_DATA\_SLAVE\_RATIO. This will be updated by the tuning software.

```
15 Seed values used in CCS code
16 DATAX PHY_RD DQS_SLAVE_RATIO
17 DATAX PHY_FIFO_WE_SLAVE_RATIO
                                   40
                                   70
18 DATAX_PHY_WR DQS_SLAVE_RATIO
19
20 Register value
21 CMDx_PHY_CTRL_SLAVE_RATIO
//**************
//DDR3 PHY parameters
// DDR3 400MHz settings
#define CMD_PHY_CTRL_SLAVE_RATIO
#define CMD_PHY_INVERT_CLKOUT
                                           0x80
#define DATA_PHY_RD_DQS_SLAVE_RATIO
                                           0x40
                                                 //RD DQS GATE
#define DATA_PHY_FIFO_WE_SLAVE_RATIO
                                           0x70
#define DATA_PHY_WR_DQS_SLAVE_RATIO
                                           0x01
#define DATA_PHY_WR_DATA_SLAVE_RATIO
                                           0x80
                                                  //WRITE DATA
#define DDR_IOCTRL_VALUE
                                           (0x18B)
```

# **Configure the Development Environment**

### Description

This section will take you through the steps involved in setting up CCS to communicate with the board as well as running the calibration software. Note that some steps may be slightly different depending on specific CCS version and OS.

### Prerequisites

- BeagleBone Black
  - We used a rev A5a board
- JTAG Emulator
  - We have tested with a Spectrum Digital XDS560v2 STM USB, BlackHawk XDS560v2 USB, SD XDS510, TI XDS100v2
- Host computer running Code Composer Studio
  - This lab was tested with CCS v5.3, but while other versions may work some edits may be required
  - We tested with the host PC running Windows 7 and Ubuntu 12.04. Other OSes may work, but again some tweaks may be necessary
- Executable CCS .out file
  - This is the software that will determine optimal DDR3 timings


#### Lab Steps

#### **Configuring the Target Configuration File**

#### IMPORTANT

The BeagleBoneBlack comes with SPL, u-boot and the Linux kernel already burned into its eMMC. Because eMMC is the default boot method on the BBB whenever you provide power it will boot into Linux. We want to prevent this so as to ensure that the board is stuck in the Boot ROM. This has the bonus effect of keeping the device in a 'pure' state. To do this **hold down the S2 button** when applying power. You can let it go after a second or so. If you are connected to the serial pins you can see the serial output spitting out 'C' characters. This is the ROM telling us that it is waiting for a valid SPL image from an SD card. If you see any of the User LEDs (opposite the RJ45 connector from the power plug) lit up blue this means that Linux has booted.


- 1. Select File -> New -> Target Configuration File
- 2. In the New Target Configuration dialog box give the configuration a name. For this lab we will use AM335x\_BBB\_SD560v2
  - It is strongly encouraged to create a meaningful name (e.g. Processor\_BoardName\_EmulatorType.ccxml)




- 3. Click Use shared location, then Click Finish
- 4. The AM335x\_BBB\_SD560v2 configuration you created will now be opened for editing. Perform the following steps to finish the target configuration.
  - In the Connection drop-down box select your emulator type.

The pictures below use a Spectrum Digital XDS560V2 STM USB Emulator, but you will need to select the emulator you are using.


- NOTE
  - If you are using a different emulator please select that one instead. You will only see emulators for which you have installed the drivers
- In the **Board or Device** selection list check the **AM335x** device
- You screen should look like



5. Select the Advanced tab, highlight the CortxA8 chip and point the initialization script field to the GEL file you modified in the previous section



- Click the Save button at the right of the screen
- 6. You can now test your target connection by pressing the Test Connection button at the right of the screen.
  - You should see a dialog box open. Scroll to the bottom of the output and look for the The JTAG DR Integrity scan-test has succeeded




The JTAG scan test may take a few seconds to complete on slower laptops.

- 7. Close the Test Connection dialog box
  - The target connection is now created

### **Tuning the DDR3 Timings**


- 1. Open the Target Configurations window (View->Target Configurations)
- 2. Locate your new Target Configuration file, right click it and select Launch Selected Configuration
  - When the Debug Perspective finishes loading you will notice several cores in the Debug window
  - While these are all technically debuggable, the only one we care about is the Cortex-A8
- 3. Connect to the CortxA8 by right clicking it and selecting Connect to Target




· As it is connecting you will see a slew of messages printed out from the GEL file

```
■ Console 🖾 🔟 Memory Map
AM335x BBB BH560v2.ccxml
CortxA8: Output: **** AM335x ALL ADPLL Config for OPP == OPP100 is Done .......
CortxA8: Output: **** AM335x DDR3 EMIF and PHY configuration is in progress.......
CortxA8: Output: EMIF PRCM is in progress ......
CortxA8: Output: EMIF PRCM Done
CortxA8: Output: DDR PHY Configuration in progress
CortxA8: Output: Waiting for VTP Ready ......
CortxA8: Output: VTP is Ready!
CortxA8: Output: DDR PHY CMDO Register configuration is in progress ......
CortxA8: Output: DDR PHY CMD1 Register configuration is in progress ......
CortxA8: Output: DDR PHY CMD2 Register configuration is in progress ......
CortxA8: Output: DDR PHY DATAO Register configuration is in progress ......
CortxA8: Output: DDR PHY DATA1 Register configuration is in progress ......
CortxA8: Output: Setting IO control registers.....
CortxA8: Output: EMIF Timing register configuration is in progress ......
CortxA8: Output: EMIF Timing register configuration is done ......
CortxA8: Output: PHY is READY!!
CortxA8: Output: DDR PHY Configuration done
```

4. Load the DDR3\_slave\_ratio\_search\_auto.out file (Run->Load Program)



- When the file finishes loading you will see a window stating that CCS cannot find the source file. This is normal because we do not have the project loaded into
  the workspace, and therefore no source is available to the debugger
- 5. Run the code by pressing the green arrow button
- 6. You will see some prompts in the console. At this point you will need to **enter the hex values you calculated in the Ratio Seed spreadsheet** (e.g. for 0x40 enter in 40)




You may need to click in the console window area before it will allow you to input these numbers

- 7. The software will begin calibrating
  - While it is tuning itself you will see several iterations of output as it hones in on optimal values

#### IMPORTANT

If the console outputs all 0x0 values for the minimum, maximum, optimum and range columns then it did not run correctly. This is because one or more of the parameters in the GEL file were not updated or you did not load the correct values into the console when you ran the .out program.

 $8. \ \ Once this finishes you have your final DDR3 configuration values in the \textbf{OPTIMUM column}$ 



9. Copy these OPTIMUM values into the corresponding locations inside the GEL file and then terminate the CCS session

```
//DDR3 PHY parameters
// DDR3 400MHz settings
#define CMD PHY CTRL SLAVE RATIO
                                        0x80
#define CMD_PHY_INVERT_CLKOUT
                                        0x0
#define DATA_PHY_RD_DQS_SLAVE_RATIO
                                        0x3A
#define DATA_PHY_FIFO_WE_SLAVE_RATIO
                                        0x97
                                             //RD DOS GATE
#define DATA_PHY_WR_DQS_SLAVE_RATIO
                                        0x46
#define DATA_PHY_WR_DATA_SLAVE_RATIO
                                        0x7C
                                              //WRITE DATA
#define DDR_IOCTRL_VALUE
                                        (0x18B)
```

Do not be alarmed if the values you receive between tests or between boards from the same spin are slightly different. This is perfectly acceptable unless there are some large differences (e.g., >0x10) between them.

# Test the DDR3 Configuration

#### Description

This section will cover how to quickly test out the new DDR3 configuration.


#### **Prerequisites**

- BeagleBone Black
- JTAG Emulator
  - We tested with a BlackHawk XDS560v2, but an XDS510, 100v2, or other similar emulator should work fine
- Host computer running Code Composer Studio
  - This lab was tested with CCS v5.3, but while other versions may work some edits may be required
  - We tested with the host PC running Windows 7 and Ubuntu 12.04. Other OSes may work, but again some tweaks may be necessary

### Lab Steps

It is strongly recommended to power cycle the board. This is to ensure that the board is in a default, known-good configuration so that the only modifications to any registers are what the newly optimized GEL file changes.

- 1. Launch the Target Configuration you created in the previous section and connect to the Cortex-A8 core
- 2. Open the memory browser (View->Memory Browser)
- 3. Point it to the **DDR3 memory**. This range starts at 0x80000000 and ends at 0xBFFFFFFFF
- 4. Try to modify the memory' by double-clicking on a value and changing it to something else
  - If the memory is configured correctly you should see your value 'stick' every time



NOTE

This is a simple test, and usually only helps to check for catastrophic problems such as incorrect EMIF register values

- 5. For a more extensive test run the EDMA test from the GEL script (Scripts->AM335x DDR Tests->EDMA)
  - This will take some time, but it is a much more thorough test

# **Updating SPL/U-boot**

#### Description

This section discusses how to modify the SPL code within the AM335x SDK to contain the new DDR3 timings

#### **Prerequisites**

- Linux host machine
  - This lab was built on an Ubuntu 12.04 64-bit system
- · The sitara-board-port-uboot git tree cloned into a directory
  - In the TI hands on lab this has been cloned for you in the /home/sitara/ti-sdk-am335x-evm-06.00.00/board-support/board-port directory.
  - If you are cloning these sources yourself you can do so using the following command (Assuming you have git properly configured to work with your network proxy if you use one).
    - git clone git://gitorious.org/sitara-board-port/sitara-board-port-uboot.git

#### Lab Steps

- Open a terminal and navigate to the root of the u-boot source. In the hands-on training this is /home/sitara/ti-sdk-am335x-evm-06.00.00.00/board-support/board-port-labs/sitara-board-port-uboot/
  - To ensure that you are working with the correct tag type

### git checkout 06.00.00.00-template

NOTE

You can type git tag to see the other available tags

- 2. Open the board.c file found in board/ti/am335x/ with the editor of your choice
- 3. Locate the **s** init function
- 4. Add a volatile variable at the start of the function, e.g. volatile int myVar = 1;

#### NOTE

The volatile keyword is to prevent the optimizer from removing that variable.

- 5. Modify the first parameter in the config\_ddr function call from 266 to 400
  - This tells SPL that the memory is operating at 400MHz instead of the default of 266MHz

```
/* Initalize the board header */
enable_i2c0_pin_mux();
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);

config_ddr(400, MT47H128M16RT25E_IOCTRL_VALUE, &ddr2_data, &ddr2_cmd_ctrl_data, &ddr2_emif_reg_data);
while(myVar);
#endif
}
```

6. Immediately following the config\_ddr() function call add in a while(myVar); infinite loop

## IMPORTANT

This is critical as the u-boot source in this tree is designed for the BeagleBone, and not the BeagleBoneBlack. There were some hardware differences between the two specifically with different voltage levels. Fortunately the initialization of these higher voltage levels takes place after the DDR configuration, so that when we hit that infinite loop we will be safe.

- 7. Save and close the board.c file
- 8. Open the **ddr\_defs.h** header file found in arch/arm/include/asm/arch-am33xx/
- . You will add the timings you determined from the spreadsheets in the first section into this file
  - We are going to create a new set of parameters corresponding to the actual memory device on the BBBlack board (MT41K256M16HA125E\_EMIF\_READ\_LATENCY, etc.)
  - The board.c file actually uses a number of these header definitions to gain the actual EMIF register values.
  - Copy these parameters into the ddr\_defs.h file

```
/* Micron MT41K256M16HA-125E - BBBlack */
#define MT41K256M16HA125E _EMIF_READ_LATENCY 0x100007
#define MT41K256M16HA125E _EMIF_TIM1 0x0AAAD4DB
#define MT41K256M16HA125E _EMIF_TIM2 0x266B7FDA
#define MT41K256M16HA125E _EMIF_TIM3 0x501F867F
#define MT41K256M16HA125E _EMIF_SDCFG 0x61C05332
#define MT41K256M16HA125E _EMIF_SDREF 0x00000C30
#define MT41K256M16HA125E _ZQ_CFG 0x50074BE4
#define MT41K256M16HA125E _DLL_LOCK_DIFF 0x1
#define MT41K256M16HA125E _DLL_COKS0
#define MT41K256M16HA125E _INVERT_CLKOUT 0x00
#define MT41K256M16HA125E _RD DQS 0x3A
```

```
#define MT41K256M16HA125E_WR_DQS 0x45
#define MT41K256M16HA125E_PHY_WR_DATA 0x7C
#define MT41K256M16HA125E_PHY_FIFO_WE 0x96
#define MT41K256M16HA125E_IOCTRL_VALUE 0x18B
```

10. Save and close the ddr defs.h file

#### NOTE

Because you created the new parameter set you will need to create a few new structures in the board.c to correspond to these new memory parameters.

11. Open the board/ti/am335x/board.c file again and add these structures above the am33xx\_spl\_board\_init function around line '306':

```
static const struct ddr_data ddr3_bbb_data = {
     .datardsratio0 = MT41K256M16HA125E RD DQS,
     .datawdsratio0 = MT41K256M16HA125E_WR_DQS
     .datafwsratio0 = MT41K256M16HA125E PHY FIFO WE,
     .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
     .datadldiff0 = PHY DLL LOCK DIFF,
static const struct cmd control ddr3 bbb cmd ctrl data = {
     .cmd0csratio = MT41K256M16HA125E RATIO,
     .cmd0dldiff = MT41K256M16HA125E DLL LOCK DIFF,
     .cmd0iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
     .cmd1csratio = MT41K256M16HA125E_RATIO,
     .cmd1dldiff = MT41K256M16HA125E_DLL_LOCK_DIFF,
     .cmd1iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
     .cmd2csratio = MT41K256M16HA125E_RATIO,
     .cmd2dldiff = MT41K256M16HA125E_DLL_LOCK_DIFF,
     .cmd2iclkout = MT41K256M16HA125E INVERT CLKOUT,
static struct emif_regs ddr3_bbb_emif_reg_data = {
     .sdram_config = MT41K256M16HA125E_EMIF_SDCFG,
     .ref ctrl = MT41K256M16HA125E EMIF SDREF,
     .sdram_tim1 = MT41K256M16HA125E_EMIF_TIM1,
     .sdram_tim2 = MT41K256M16HA125E_EMIF_TIM2,
.sdram_tim3 = MT41K256M16HA125E_EMIF_TIM3,
     .zq config = MT41K256M16HA125E ZQ CFG,
     .emif_ddr_phy_ctlr_1 = MT41K256M16HA125E_EMIF_READ_LATENCY | PHY_EN_DYN_PWRDN,
```

12. Then go update the config\_ddr function call to look like

```
config_ddr(400, MT41K256M16HA125E_IOCTRL_VALUE, &ddr3_bbb_data, &ddr3_bbb_cmd_ctrl_data, &ddr3_bbb_emif_reg_data);

NOTE

This updates the config_ddr function call to use our new timing parameters for the memory on the BeagleBoneBlack
```

13. Save and close the board.c file

14. After making these changes you will need to rebuild u-boot as well as the board configuration. We can do this in one step by building the am335x evm configuration

 $make\ ARCH=arm\ CROSS\_COMPILE=/home/sitara/ti-sdk-am335x-evm-06.00.00.00/linux-devkit/sysroots/i686-arago-linux/usr/bin/arm-linux-gnueabihf-am335x\_evm$ 

When SPL/u-boot are finished building you should see output like

# **Quickly Test New SPL With CCS**

#### Description

This section will instruct you how to quickly test your changes to SPL without needing an SD card by loading the binary into memory directly through the CCS debugger.

#### **Prerequisites**

- u-boot-spl file
  - This was built in the previous section and is located in the spl sub-directory
- Host computer with CCS
  - We used version v5.3, but others may or may not work the same

#### Lab Steps


Before applying power to the BeagleBone Black board you will need to hold the User button (S2) down. This is to force the AM335x to attempt to boot from the SD card instead of the on-board eMMC. These boards have a working spl, u-boot and Linux kernel already, so if we allow them to boot a number of different registers will have been modified before we even connect through JTAG.

- 1. Open CCS and edit your Target Configuration File
  - You will need to remove the GEL file in the Advanced tab so that the processor is in an unaltered condition prior to running the SPL code
  - Save and close the file
- 2. Launch the Target Configuration you created in the previous section and connect to the Cortex-A8 core
- 3. Now that you have connected you can set the processor in ARM Mode with CCS


#### IMPORTANT

The ROM code runs in Thumb2 Mode and before the SPL code can be run the processor must be set to ARM mode. This would normally be done by the ROM code, but since we are bypassing the ROM load of the SPL we must do it ourselves


Select the Registers tab



- Expand the Core Registers
- Inside of Core Registers expand the CPSR list



- Scroll down in the CPSR register list and change the T register from 1 to 0. This is done by
  - Clicking the the Value box for the T register where the 1 located
  - Pressing **delete** to remove the value
  - Entering 0
  - Pressing Enter
- You should see the CPSR value change to reflect the new value



#### IMPORTANT

You need to do this each time the board is powered completely off or reset. If you use the JTAG to do a SW reset this value will be preserved as well. Likewise, if you attach to a board that was already running a booted system this value will be configured properly but you should always go ahead and check it just to be safe

- 4. You can now load the SPL binary into the internal chip memory. This is done using the following steps
  - Click Tools -> Load Memory


## IMPORTANT

The Load Memory tool is used here because we are loading the SPL binary and not and ELF image. The reason for this is that the binary is sized to be able to fit into the internal RAM of the SoC

■ Click the **Browse** button and browse to the following directory

#### /home/sitara/sitara-board-port-uboot/spl

• Change the filter in the lower-right corner to All (\*)




- Select the **u-boot-spl.bin** file and click **OK**
- You should now be back at the Load Memory dialog. Select Next
- In the next screen change the following settings
  - Start Address: 0x402F0400


#### IMPORTANT

This is the start address of the SPL binary as defined in the u-boot sources

■ Type-size: 32 bits




- Click Finish
- You should see a box pop up showing the memory load operation




This may take a bit of time depending on the JTAG emulator. Just be patient and allow the process to finish


- 5. Now that the SPL binary is loaded you can use the following commands to load the symbols for that binary to allow source level debugging
  - Click Run -> Load -> Load Symbols...
  - In the dialog box click the Browse button
  - Like before browse to the spl directory and change the filter to All
  - Select the **u-boot-spl** file which is the ELF executable that also contains the symbols and click **OK**
  - Click OK
- 6. Now that the binary and symbols are loaded we need to set the program counter to the beginning of the SPL code. To do this go back to your **Registers** Tab and in the **Core Registers** list change the PC value to the start address you entered before (0x402F0400)



7. Click **View -> Disassembly** to open the Disassembly view and see that the program counter is now at 0x402F0400 and that there appears to be valid content in the memory.



- 8. Now open the source file so we can set a breakpoint in the s\_init function
  - Click File -> Open File
  - Browse to /home/sitara/sitara-board-port-uboot/board/ti/am335x/
  - select the board.c file and click OK
- 9. You can now click the green run arrow to start execution of the SPL code. After a moment, select the yellow Halt button



- You should see the instruction pointer on the while(myVar); instruction. As discussed earlier this was created to prevent the SPL code from running any further than beyond configuring the EMIF to communicate with the DDR3
- 10. Once you are finished testing this go back to your terminal and navigate to the **sitara-board-port-uboot directory**. Because the next lab uses BeagleBone and we modified the template for the BeagleBoneBlack we want to reset the changes we just made to board.c and ddr\_defs.h.

To reset the changes type in git reset --hard

## **Archived Versions**

• 05.07.00.00 (http://processors.wiki.ti.com/index.php?title=Sitara Linux Training: Tuning the DDR3 Timings on BeagleBoneBlack&oldid=154464)



For technical support please post your questions at http://e2e.ti.com/. Please post only comments about the article Sitara Linux Training: Tuning the DDR3 Timings on BeagleBoneBlack here.

## Links



Amplifiers & Linear (http://www.ti.com/lsds/ti/analog/amplifier\_and\_linear.page) Audio (http://www.ti.com/lsds/ti/analog/audio/audio\_overview.page) Broadband RF/IF & Digital Radio (http://www.ti.com/lsds/ti/analog/rfif.page) Clocks & Timers

(http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks\_and\_timers.page) Data Converters

(http://www.ti.com/lsds/ti/analog/dataconverters/data\_converter.page)

DLP & MEMS (http://www.ti.com/lsds/ti/analog/mems/mems.page) High-Reliability (http://www.ti.com/lsds/ti/analog/high\_reliability.page) (http: Interface (http://www.ti.com/lsds/ti/analog/interface/interface.page) Logic (http://www.ti.com/lsds/ti/logic/home\_overview.page) Power Management

(http://www.ti.com/lsds/ti/analog/powermanagement/power portal.page)

Proce

Retrieved from "http://processors.wiki.ti.com/index.php?title=Sitara\_Linux\_Training:\_Tuning\_the\_DDR3\_Timings\_on\_BeagleBoneBlack&oldid=156955"

Categories: AM437x | AM335x | AM35x | AM37x | AM1x | AM18x

- This page was last modified on 17 July 2013, at 15:48.
- This page has been accessed 3,874 times.
- Content is available under Creative Commons Attribution-ShareAlike unless otherwise noted.