中断的总入口为 el0_irq()或者 el1_irq()。具体进哪个函数取决于当前的异常等级是 EL0 还是 EL1。

入口函数是:

arch\arm64\kernel\entry.S的

```
el0_irq:
    kernel_entry 0
el0_irq_naked:
    gic_prio_irq_setup pmr=x20, tmp=x0
    enable_da_f

#ifdef CONFIG_TRACE_IRQFLAGS
    bl trace_hardirqs_off

#endif

ct_user_exit

#ifdef CONFIG_HARDEN_BRANCH_PREDICTOR
    tbz x22, #55, 1f
    bl do_el0_irq_bp_hardening
1:
    #endif
    irq_handler

#ifdef CONFIG_TRACE_IRQFLAGS
    bl trace_hardirqs_on
#endif
    b ret_to_user
ENDPROC(el0_irq)

或者
```

```
el1_irq:
    kernel_entry 1
    gic_prio_irq_setup pmr=x20, tmp=x1 enable_da_f
#ifdef CONFIG_ARM64_PSEUDO_NMI
    test_irqs_unmasked
cbz x0, 1f
                           res=x0, pmr=x20
    bl asm_nmi_enter
#endif
#ifdef CONFIG_TRACE_IRQFLAGS
        trace_hardirqs_off
#endif
    irq_handler
* DA_F were cleared at start of handling. If anything is set in DAIF,
     * we come back from an NMI, so skip preemption
    mrs x0, daif
    orr x24, x24, x0
alternative_else_nop_endif
                                    // preempt count ! = 0 | | NMI return path
            x24 1f
    cbnz
    bl preempt_schedule_irq
                                         // irg en/disable is done inside
#endif
#ifdef CONFIG_ARM64_PSEUDO_NMI
     * When using IRQ priority masking, we can get spurious interrupts while
* PMR is set to GIC_PRIO_IRQOFF. An NMI might also have occurred in a
* section with interrupts disabled. Skip tracing in those cases.
    test_irqs_unmasked res=x0, pmr=x20 cbz x0, 1f
    bl asm_nmi_exit
#endif
res=x0, pmr=x20
    cbnz
             x0, 1f
#endif
    bl trace_hardirqs_on
#endif
    kernel_exit 1
ENDPROC(el1_irq)
```

可以看到,上面代码,最终都会执行到 irq_handler 宏。此函数定义如下:

```
/*
* Interrupt handling.
*/
.macro irq_handler
ldr_lx1, handle_arch_irq
mov x0, sp
irq_stack_entry
blr x1
irq_stack_exit
.endm
```

可以看到真正干活的是 handle_arch_irq 全局函数指针。这个函数指针,指向 ARM64 平台专用的 GIC 中断控制器的处理函数,即 gic_handle_irq()。

这个注册的过程,以 gic-v3 控制器为例:

在 drivers\irqchip\irq-gic-v3.c 的 gic_init_bases

```
static int __init gic_init_bases(void __iomem *dist_base)
struct redist_region *rdist_regs,
u32 nr redist_regions,
u64 redist stride,
struct fwnode_handle *handle)
{
```

内部调用了 set_handle_irq():

```
gic_data.has_rss = !!(typer & GICD_TYPER_RSS);
    pr_info("Distributor has %sRange Selector support\n",
gic_data.has_rss?"": "no");
    if (typer & GICD_TYPER_MBIS) {
          err = mbi_init(handle, gic_data.domain);
if (err)
               pr_err("Failed to initialize MBIs\n");
    set_handle_irq(gic_handle_irq);
    gic_update_vlpi_properties();
    gic_smp_init();
    gic_dist_init(
     gic_cpu_init(
    gic_cpu_pm_init();
    if (gic_dist_supports_lpis()) {
          its_init(handle, &gic_data.rdists, gic_data.domain);
          its_cpu_init();
在 irq\handle.c 里面:
 int __init set_handle_irq(void (*handle_irq)(struct pt_regs *))
      if (handle_arch_irq)
          return -EBUS
      handle_arch_irq = handle_irq;
     return 0
在 drivers\irqchip\irq-gic-v3.c 打开看 gic_handle_irq():
 static asmlinkage void __exception_irq_entry gic_handle_irq(struct pt_regs *regs)
      u32 irqnr;
      irqnr = gic_read_iar();
      if (gic_supports_nmi() &&
        unlikely(gic_read_rpr() == GICD_INT_NMI_PRI)) {
    gic_handle_nmi(irqnr, regs);
           return
      if (gic_prio_masking_enabled()) {
           gic_pmr_mask_irqs();
gic_arch_enable_irqs();
      if (likely irqnr > 15 && irqnr < 1020) || irqnr >= 8192)
           if (static_branch_likely(&supports_deactivate_key))
                gic_write_eoir(irqnr);
           else
                isb();
           err = handle_domain_irq(gic_data.domain, irqnr, regs);
                WARN_ONCE(true, "Unexpected interrupt received! \n");
                gic_deactivate_unhandled(irqnr);
           return;
      if (irgnr < 16)
           gic_write_eoir(irqnr);
 if (static_branch_likely(&supports_deactivate_key))
gic_write_dir(irqnr);
#ifdef CONFIG_SMP
            * Unlike GICv2, we don't need an smp_rmb() here.
           * The control dependency from gic_read_iar to
* the ISB in gic_write_eoir is enough to ensure
* that any shared data read by handle_IPI will
* be read after the ACK.
           handle_IPI(irqnr, regs);
 #else
           WARN_ONCE(true, "Unexpected SGI received! \n");
 #endif
} ?end gic_handle_irq ?
```

调用了 gic_read_iar。CPU 通过读取 GIC 控制器的 GICC_IAR(Interrupt Acknowledge Register) 寄存器, 应答(ACK)该中断(GIC 的这个中断便从 pending 变成 active),并且可以得到当前发生中断的是哪一个硬件中断号 irgnr。

根据 iranr 中断号的不同,处理函数不同。

当在 15-1020 之间或者大于 8192,属于 PPI 和 SPI 中断。使用 handle_domain_irq 处理。 当小于 16,属于 IPI 中断,使用 handle IPI 处理。

PPI和SPI中断是啥?

- PPI(Private Peripheral Interrupt), Interrupt IDs16-31。私有中断,这种中断对每个 CPU 都是独立一份的,比如 per-core timer 中断。
- SPI(Shared Peripheral Interrupt), Interrupt numbers 32-1020。最常用的外设中断,中断可以发给一个或者多个 CPU。

-即 per cpu 中断,还有外设中断。

IPI 中断是啥?

SGI(Software Generated Interrupt),Interrupt IDs 0-15。系统一般用其来实现 IPI 中断。

-即软中断。(软件产生的中断)

另外还有 LPI:

LPI(Locality-specific Peripheral Interrupt).

-基于 message 的中断, GICv2 和 GICv1 中不支持。

不管是用 handle_domain_irq 还是 handle_IPI,在此之前都涉及要调用 gic_write_eoir 和 gic_write_dir.

这两个函数分别往 ICC_EOIR1_EL1 和 ICC_DIR_EL1 寄存器中写入硬件中断号。

EOIR 和 DIR 寄存器的定义如下:

ICC_EOIR1_EL1, Interrupt Controller End Of Interrupt Register 1, 对寄存器的写操作表示中断的结束

ICC_DIR_EL1, Interrupt Controller Deactivate Interrupt Register, 对该寄存器的写操作将 deactive 指定的中断

那么问题来了? 假设读取到了一个 SPI 中断, 为什么一开始就写 EOI 表示中断结束, 此时中断处理不是还没有执行么?

在 GIC v3 协议中定义, 处理完中断后,软件必须通知中断控制器已经处理了中断,以便状态机可以转换到下一个状态。

GICv3 架构将中断的完成分为 2 个阶段:

Priority Drop: 将运行优先级降回到中断之前的值。

Deactivation:更新当前正在处理的中断的状态机。 从活动状态转换到非活动状态。

这两个阶段可以在一起完成,也可以分为 2 步完成。 却决于 EOImode 的值。

如果 EOIMode = 0, 对 ICC_EOIR1_EL1 寄存器的操作代表 2 个阶段 (priority drop 和 deactivation) 一起完成。

如果 EOImode = 1, 对 ICC_EOIR1_EL1 寄存器的操作只会导致 Priority Drop, 如果想要表示中断已经处理完

成,还需要写ICC_DIR_EL1。

所以回答上面的问题, 当前 Linux GIC 的代码,默认 irq chip 是 EIOmode=1,

```
static int gic_irq_domain_map(struct irq_domain*d, unsigned int <u>irq.</u>
irq_hw_number_t <u>hw</u>)

{

struct irq_chip*chip = & gic_chip;

if (static_branch_likely(& supports_deactivate_key))

[chip = & gic_eoimode1_chip;]
```

所以单独的写 EOIR1_EL1 不是代表中断结束。

最后打开最常见的 handle_domain_irq 进一步分析:

```
static inline int handle_domain_irq(struct irq_domain *domain,
                    unsigned int hwirg, struct pt_regs *regs)
     return __handle_domain_irq(domain, hwirq, true, regs);
    handle_domain_irq - Invoke the handler for a HW irq belonging to a domain
 * @domain: The domain where to perform the lookup
* @hwirq: The HW irq number to convert to a logical one
* @lookup: Whether to perform the domain lookup or not

    @regs: Register file coming from the low-level handling code

 * Returns: 0 on success, or -EINVAL if conversion has failed
 int handle domain irq(struct irq_domain *domain, unsigned int hwirq
             bool lookup, struct pt_regs *regs)
     struct pt_regs *old_regs = set_irq_regs(regs);
unsigned int irq = hwirq;
     int ret = 0;
     irq_enter();
 #ifdef CONFIG_IRQ_DOMAIN
     if (lookup)
         irq = irq_find_mapping(domain, hwirq);
 #endif
     * Some hardware gives randomly wrong interrupts. Rather
     * than crashing, do something sensible
     if (unlikely(! irq | | irq >= nr_irqs)) {
    ack_bad_irq(irq);
    ret = -EINVAL;
     } else {
        generic_handle_irq(irq);
     irq_exit();
     set_irq_regs(old_regs);
return ret;
} ?end __handle_domain_irq ?
(1) irq_enter 显式的告诉 Linux 内核现在要进入中断上下文了。
#define __irq_enter() \
do { \
account_irq_enter_time(current); \
preempt_count_add(HARDIRQ_OFFSET); \
trace_hardirg_enter(); \
} while (0)
__irq_enter 宏通过    preempt_count_add()增加当前进程    struct thread_info 中的    preempt_count
成员里的 HARDIRO 域的值。
(2) irq_find_mapping()通过硬件中断号去查找 IRQ 中断号。
(3) irq_exit() 表示硬件中断处理已经完成。与 irq_enter()相反, 通过 preempt_count_sub(),
减少 HARDIRQ 域的值。
 * generic_handle_irq - Invoke the handler for a particular irq
* @irq: The irq number to handle
int generic_handle_irq(unsigned int irq)
     struct irg_desc *desc = irg_to_desc(irg);
         return -EINVAL;
     generic_handle_irq_desc(desc);
EXPORT_SYMBOL_GPL(generic_handle_irq);
```

```
* Architectures call this to let the generic IRQ layer
  * handle an interrupt.
 static inline void generic_handle_irq_desc(struct irq_desc * desc)
       desc->handle_irq(desc);
一路看到这里,调用了irq_desc{}的 handle_irq()回调函数。这个回调函数注册的流程比较长。
在 drivers\irqchip\irq-gic-v3.c, 刚刚提到的 gic_init_bases
static int __init gic_init_bases(void __iomem *dist_base
                         struct redist_region *rdist_regs,
                         u32 <u>nr redist regions</u>,
u64 <u>redist stride</u>,
struct fwnode_handle *<u>handle</u>)
       u32 typer
      int gic_irqs;
int err;
      if (! is_hyp_mode_available())
    static_branch_disable(&supports_deactivate_key);
      if (static_branch_likely(&supports_deactivate_key))
pr_info("GIC: Using split EOI/Deactivate mode\n");
       gic_data.fwnode = handle;
       gic data dist base = dist base
      gic_data.redist_regions = rdist_regs;
gic_data.nr_redist_regions = nr_redist_regions;
gic_data.redist_stride = redist_stride;
       * Find out how many interrupts are supported.
* The GIC only supports up to 1020 interrupt sources (SGI+PPI+SPI)
       typer = readl_relaxed(gic_data.dist_base + GICD_TYPER);
      gic_data.rdists.gicd_typer = typer;
gic_irqs = GICD_TYPER_IRQS(typer);
if (gic_irqs > 1020)
gic_irqs = 1020;
       gic_data.irq_nr = gic_irqs;
       gic_data.domain = irq_domain_create_tree(handle, & gic_irq_domain_ops
                          &gic data);
irg_domain_create_tree 的时候会注册 gic_irg_domain_ops
 static const struct irq_domain_ops gic_irq_domain_ops = {
        translate = gic_irq_domain_translate
       alloc = gic_irq_domain_alloc,
free = gic_irq_domain_free,
        select = gic_irq_domain_select,
针对每个 irg,都做一次 gic_irg_domain_map
 static int gic_irq_domain_alloc(struct irq_domain *domain, unsigned int virq.
                       unsigned int nr irqs, void *arg)
      int i. ret:
      irq_hw_number_t hwirq;
unsigned int type = IRQ_TYPE_NONE;
struct irq_fwspec *fwspec = arg;
      \label{eq:constraint} \begin{split} \text{ret} &= \textbf{gic\_irq\_domain\_translate}(\textbf{domain}, \text{fwspec}, \& \text{hwirq}, \& \text{type}); \\ &\textbf{if} \ (\text{ret}) \end{split}
            return ret
       \begin{array}{l} \textbf{for} \ (i = 0; \ i \leq nr\_irqs; \ i++) \ \{ \\ \ ret = gic\_irq\_domain\_map(domain, virq + i, \ hwirq + i); \\ \ if \ (ret) \end{array} 
                 return ret;
      return 0;
} ?end gic_irq_domain_alloc ?
```

可以看到每类 irq,都有对应的 irq_desc{}的 handle_irq()

```
static int gic\_irq\_domain\_map(struct\ \textit{irq\_domain}*\underline{d}, unsigned\ int\ \underline{irq}, domain\_map(struct\ \textit{irq\_domain}*\underline{d}, unsigned\ int\ \underline{d}, unsigned\ \underline{d}, uns
                                                    irq_hw_number_t hw)
                struct irq_chip *chip = &gic_chip;
               if (static_branch_likely(&supports_deactivate_key))
chip = &gic_eoimode1_chip;
                       SGIs are private to the core kernel */
                            return -EPERM;
               /* Nothing here */
if (hw >= gic_data.irq_nr && hw < 8192)
    return -EPERM;
/* Off limits */
if (hw >= GIC_ID_NR)
                            return -EPERM;
                   * PPIs */
                            /* SPIs */
                if (hw >= 32 && hw < gic_data.irq_nr) {
                            irq_domain_set_info(d, irq, hw, chip, d->host_data,
handle_fasteoi_irq, NULL, NULL);
                            irqd\_set\_single\_target (irq\_desc\_get\_irq\_data (irq\_to\_desc (irq)));
               /* LPIs */
if (hw >= 8192 && hw < GIC_ID_NR) {
                            if (! gic_dist_supports_lpis())
                                          return - EPERI
                            irq_domain_set_info(d, irq, hw, chip, d->host_data,
handle_fasteoi_irq, NULL, NULL);
                return 0:
  } ?end gic_irq_domain_map ?
可以看到针对 PPI,SPI,LPI,分别写了 handle_percpu_devid_irg/handle_fasteoi_irg。
打开 irq_domain_set_info:
   * irq_domain_set_info - Set the complete data for a @virq in @domain
                                          Interrupt domain to match
IRQ number
   * @domain:
* @virq:
    * @hwirq:
                                                           The hardware interrupt number
                                         The associated interrupt chip
    * @chip:
                                                         The associated interrupt chip data
The interrupt flow handler
    * @chip_data: The associated interrupt ch

* @handler: The interrupt flow handler

* @handler_data: The interrupt flow handler data
    * @handler_name:
                                                                       The interrupt handler name
  void irq_domain_set_info(struct irq_domain *domain, unsigned int virq.
                                              irq_hw_number_t hwirq, struct irq_chip *chip, void *chip_data, irq_flow_handler_t handler, void *handler_data, const char *handler_name)
               irq_domain_set_hwirq_and_chip(domain, virq, hwirq, chip, chip_data);
_irq_set_handler(virq, handler, 0, handler_name);
             irq_set_handler_data(virq, handler_data);
        _irq_set_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
                              const char *name)
             unsigned long flags;
struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, 0);
                 _irq_do_set_handler(desc, handle, is_chained, name);
               irq_put_desc_busunlock(desc, flags
```

```
__irq_do_set_handler(struct irq_desc *desc, irq_flow_handler_t handle.
                    int is chained, const char *name)
        if (! handle) {
    handle = handle_bad_irq;
 nandie = nandie_bad_irq;
} else {
struct irq_data *irq_data = &desc->irq_data;
#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
               * With hierarchical domains we might run into a
* Situation where the outermost chip is not yet set
* up, but the inner chips are there. Instead of
* bailing we install the handler, but obviously we
* cannot enable/startup the interrupt at this point.
*/
               while (irq_data) {
   if (irq_data->chip! = &no_irq_chip)
        break;
                      * Bail out if the outer chip is not set up
and the interrupt supposed to be started
right away.
                      */
if (WARN_ON(is_chained))
    return;
/* Try the parent */
irq_data = irq_data->parent_data;
  #endif
               if \left( WARN\_ON(! \ irq\_data \ | \ | \ irq\_data -> chip == \& no\_irq\_chip) \right)
        return;
} ?end else ?
       /* Uninstall? */
if (handle == handle_bad_irq) {
    if (desc->irq_data.chip! = &no_irq_chip)
        mask_ack_irq(desc);
    irq_state_set_disabled(desc);
    if (is_chained)
        desc->action = NULL;
    desc->depth = 1;
}
      desc->handle_irq = handle;
desc->name = name;
啰里啰唆终于理清楚了,就是这里注册的 irq_desc{}的 handle_irq()
总之,根据中断号的范围,会告诉内核,要用以下哪些函数作为 desc->handle_irq():
               handle_fasteoi_irq()
               handle_simple_irq()
               handle_edge_irq()
```

现在接着以 handle_fasteoi_irq 为例打开:

handle_percpu_devid_irq()

handle_level_irq()
handle percpu irq()

static void

```
handle_fasteoi_irq - irq handler for transparent controllers
     @desc: the interrupt description structure for this ira
     Only a single callback will be issued to the chip: an ->eoi() call when the interrupt has been serviced. This enables support
     for modern forms of interrupt handlers, which handle the flow
     details in hardware, transparently
void handle_fasteoi_irq(struct irq_desc *desc)
     struct irq_chip *chip = desc->irq_data.chip;
     raw_spin_lock(&desc->lock);
     if (! irq_may_run(desc))
          goto √out;
     desc->istate &= ~(IRQS_REPLAY | IRQS_WAITING);
     * If its disabled or no action available

* then mask it and get out of here:

*/
     if (unlikely(! desc->action | | irqd_irq_disabled(&desc->irq_data))) {
    desc->istate | = IRQS_PENDING;
          mask_irq(desc);
          goto √out;
     kstat_incr_irqs_this_cpu(desc); ---
if (desc->istate & IRQS_ONESHOT)
          mask_irq(desc);
    preflow_handler(desc);
handle_irq_event(desc);
     cond_unmask_eoi_irq(desc, chip); ------(4)
     raw_spin_unlock(&desc->lock);
     return
out
     if (! (chip->flags & IRQCHIP_EOI_IF_HANDLED))
     chip->irq_eoi(&desc->irq_data);
raw_spin_unlock(&desc->lock);
```

- (1) 如果某个中断没有定义 action 描述符或者该中断被关闭了 IRQD_IRQ_DISABLED, 那么设置该中断状态为 IRQS_PENDING, 并调用 irq_mask()函数屏蔽该中断。
- (2)通过 cat /proc/intterrupts 查看中断计数,是在这里进行增加的。
- (4) cond_unmask_eoi_irq().写 EOI 寄存器,表示完成了硬中断处理。

```
irgretum_t handle_irq_event(struct irq_desc *desc)
{
    irgretum_t ret;
    desc->istate &= ~IRQS_PENDING;
    irqd_set(&desc->irq_data, IRQD_IRQ_INPROGRESS);
    raw_spin_unlock(&desc->lock);

    ret = handle_irq_event_percpu(desc);

    raw_spin_lock(&desc->lock);
    irqd_clear(&desc->irq_data, IRQD_IRQ_INPROGRESS);
    return ret.
}

irgreturn_t handle_irq_event_percpu(struct irq_desc *desc)
{
    irgreturn_t retval;
    unsigned int flags = 0;
    retval = _handle_irq_event_percpu(desc, &flags);
    add_interrupt_randomness(desc->irq_data.irq, flags);
    if (! noirqdebug)
        note_interrupt(desc, retval);
    return retval;
}
```

```
irgreturn_t __handle_irg_event_percpu(struct irg_desc *desc, unsigned int *flags)
    irqreturn_t retval = IRQ_NONE;
unsigned int irq = desc->irq_data.irq;
struct irqaction *action;
    record_irq_time(desc);
    for_each_action_of_desc(desc, action) {
         irgreturn_t res;
        trace_irq_handler_entry(irq, action);
res = action->handler(irq, action->dev_id);
trace_irq_handler_exit(irq, action, res);
        if (WARN_ONCE(! irqs_disabled(), "irq %u handler %pS enabled interrupts\n",
               irq, action->handler))
            local_irq_disable();
        switch (res) {
case IRQ_WAKE_THREAD:
/*
             * Catch drivers which return WAKE_THREAD but
             * did not set up a thread function
            if (unlikely(! action->thread_fn)) {
    warn_no_thread(irq, action);
    break;
            __irq_wake_thread(desc, action);
        /* Fall through - to add to randomness */
case IRQ_HANDLED:
            *flags | = action->flags;
            break:
        default:
            break
        } ?end switch res ?
        retval | = res;
    return retval;
} ?end __handle_irq_event_percpu ?
这里注意到三处代码:
1.for_each_action_of_desc 遍历每个 irg_desc 的 action
2.调用 action->handler
3.唤醒 irg 线程部分,也就是 threaded irg 部分。
之前提过 desc->handle_irq()
这个其实是 GIC 中断控制器,根据中断号,去实现给你规定好的 irq 处理函数。
m desc->action->handler()
是用户注册实现具体设备的驱动服务程序, 都是和 GIC 操作无关的代码。
也就是 request_irq 的时候注册的 handler。
所以现在概念很清晰了,GIC 中断处理函数这地方有两个层次:
1.GIC 的通用处理函数 desc->handle irq()
2.用户自定义的处理函数 desc->action->handler()
```