Basic Computer Organization and Design

1


- □ INSTRUCTION CODES
- COMPUTER REGISTERS
- COMPUTER INSTRUCTIONS
- □ TIMING AND CONTROL
- INSTRUCTION CYCLE
- □ INPUT OUTPUT AND INTERRUPT

Instruction codes

2

- Instruction code
 - A group of bits that instructs the computer to perform a specific operation.
- Usually divided into parts--- each having its own particular interpretation
 - Operation code (op-code) (Most basic part)
 - a group of bits that defines operations as add, subtract, multiply, shift, complement etc.
 - Other part of an instruction may specifies the register or memory where the operands are to be found, as well as the register or memory where the operands are to be stored
- Note: Number of operation codes for any machine are finite. So the number of bits assigned to an op-code is also finite. The op-code must consist of at least n bits for a given 2ⁿ (or less).

Stored Program Organization (Basic computer)



Direct and Indirect Address

4

Effective address: An address of the operand in a computation type instruction or target address in a branch type instruction

Immediate instruction:
Instruction in which second
part specifies operand




Figure Demonstration of direct and indirect address.

Computer Register

5

TABLE: List of Registers for the Basic Computer

Register symbol	Number of bits	Register name	Function
DR	16	Data register	Holds memory operand
AR	12	Address register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction register	Holds instruction code
PC	12	Program counter	Holds address of instruction
TR	16	Temporary register	Holds temporary data
INPR	8	Input register	Holds input character
OUTR	8	Output register	Holds output character




Figure Basic computer registers connected to a common bus.


Computer Instruction Format



- Basic computer has three instruction code format:
 - Memory reference instruction
 - Register reference instruction
 - I/O reference instruction

Memory Reference Instruction





(a) Memory - reference instruction

Hexadecimal code			
Symbol	I = 0	I = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load memory word to AC
STA	3xxx	Bxxx	Store content of AC in memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero

Register Reference Instruction

15			12	11	0		
0	1	1	1		Register operation	(Opcode = 111,	I = 0)

Register - reference instruction

Symbol	Hex code	Description
CLA	7800	Clear AC
CLE	7400	Clear E
CMA	7200	Complement AC
CME	7100	Complement E
CIR	7080	Circulate right AC and E
CIL	704 0	Circulate left AC and E
INC	7020	Increment AC
SPA	7010	Skip next instruction if AC positive
SNA	7008	Skip next instruction if AC negative
SZA	7004	Skip next instruction if AC zero
SZE	7002	Skip next instruction if E is 0
HLT	7001	Halt computer

Input – Output Instruction

10

15		12 11		11 0			
1	1	1	1		I/O operation	(Opcode = 111,	<i>I</i> = 1)

Input - output instruction

Symbol	Hex code	Description
INP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrupt on
IOF	F040	Interrupt off

Instruction Set Completeness




- The set of instructions are said to be complete if the computer incudes a sufficient number of instructions in each of the following categories:
 - o Arithmetic, logical, and shift instructions
 - Memory transfer instruction
 - Program control instruction
 - Input and Output instructions

Control unit



- Control unit generates control signal and provides control inputs for the multiplexers in the common bus, control inputs in processor registers, and micro-operations for the accumulator
- There are two types of control organization:
 - Hardwired Control
 - CU is made up of sequential and combinational circuits to generate the control signals.
 - If logic is changed we need to change the whole circuitry
 - × Expensive
 - × Fast
 - Micro-programmed Control
 - * A control memory on the processor contains micro-programs that activate the necessary control signals
 - ▼ If logic is changed we only need to change the micro-program
 - × Cheap
 - × Slow

Block diagram of hardwired CU




Example of Control Timing Signals

14

• SC is incremented to provide timing signal To,T1,T2,T3,T4 in sequence. At Time T4 SC is cleared to 0 if decoder output D3 is active.

i.e. D3T4: SC \leftarrow o



Instruction Cycle



- Instruction cycle is defined as the time required for completing the execution of an instruction.
- Phases of Instruction cycle:
 - Fetch an instruction from memory
 - Decode the instruction
 - Read the effective address from memory if the instruction has an indirect address
 - Execute the instruction

Fetch and Decode


16

• The micro-operations for the fetch and decode phases can be specified by:

```
T_0: AR \leftarrow PC
```

 T_1 : $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$

 T_2 : $D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14), \quad AR \leftarrow IR(0-11), \quad I \leftarrow IR(15)$



Determine the type of instruction




Figure Flowchart for instruction cycle (initial configuration).

Contd..



- The three instruction types are divided into four separates paths
- The selected operation is activated with the clock transition associated with timing signal T3.
- This can be symbolized as:

 $D_7'IT_3$: $AR \leftarrow M[AR]$

 $D_7'I'T_3$: Nothing

 $D_7I'T_3$: Execute a register-reference instruction

 $D_7 IT_3$: Execute an input-output instruction

Register reference instruction



TABLE Execution of Register-Reference Instructions

```
D_7I'T_3 = r (common to all register-reference instructions)
 IR(i) = B_i [bit in IR(0-11) that specifies the operation]
          Control
                    Micro-operations
          function
                     SC \leftarrow 0
                                                                         Clear SC
            r:
                    AC \leftarrow 0
          rB_{11}:
CLA
                                                                         Clear AC
                    E \leftarrow 0
CLE
          rB_{10}:
                                                                         Clear E
                     AC \leftarrow \overline{AC}
CMA
          rB_9:
                                                                         Complement AC
                     E \leftarrow \overline{E}
CME
                                                                         Complement E
          rB_8:
CIR
                     AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)
                                                                         Circulate right
          rB_7:
                     AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
CIL
          rB_6:
                                                                         Circulate left
INC
                     AC \leftarrow AC + 1
          rB_5:
                                                                         Increment AC
                     If (AC(15) = 0) then (PC \leftarrow PC + 1)
SPA
                                                                         Skip if positive
          rB_{4}:
                     If (AC(15) = 1) then (PC \leftarrow PC + 1)
SNA
                                                                         Skip if negative
          rB_3:
                     If (AC = 0) then PC \leftarrow PC + 1
SZA
                                                                         Skip if AC zero
          rB_2:
                     If (E = 0) then (PC \leftarrow PC + 1)
SZE
                                                                         Skip if E zero
          rB_1:
                     S \leftarrow 0 (S is a start-stop flip-flop)
HLT
                                                                         Halt computer
          rB_0:
```

Memory Reference instructions



TABLE Memory-Reference Instructions

Symbol	Operation decoder	Symbolic description
AND	D_{0}	$AC \leftarrow AC \land M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	D_3	$M[AR] \leftarrow AC$
BUN	D_4	$PC \leftarrow AR$
BSA	D_5	$M[AR] \leftarrow PC$, $PC \leftarrow AR + 1$
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1,$
		If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

(micro-operation that executes memory ref. instruction) Contd..


	//
. ((22 II
_ //	

AND	D_0T_4 : $DR \leftarrow M[AR]$ D_0T_5 : $AC \leftarrow AC \land DR$, $SC \leftarrow 0$
ADD	D_1T_4 : $DR \leftarrow M[AR]$ D_1T_5 : $AC \leftarrow AC + DR$, $E \leftarrow C_{out}$, $SC \leftarrow 0$
LDA	D_2T_4 : $DR \leftarrow M[AR]$ D_2T_5 : $AC \leftarrow DR$, $SC \leftarrow 0$
STA	D_3T_4 : $M[AR] \leftarrow AC$, $SC \leftarrow 0$
BUN	D_4T_4 : $PC \leftarrow AR$, $SC \leftarrow 0$
BSA	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6T_4 : $DR \leftarrow M[AR]$ D_6T_5 : $DR \leftarrow DR + 1$ D_6T_6 : $M[AR] \leftarrow DR$, if $(DR = 0)$ then $(PC \leftarrow PC + 1)$, $SC \leftarrow 0$


Example of BSA instruction execution

23

Figure Example of BSA instruction execution.




(a) Memory, PC, and AR at time T_4



(b) Memory and PC after execution

Input-Output Configuration




Input-Output instructions



TABLE Input-Output Instructions


```
D_7IT_3 = p (common to all input-output instructions)
IR(i) = B_i [bit in IR(6-11) that specifies the instruction]
          Control
                      Micro-Operations
          Fucntion
                                                                 Clear SC
                     SC \leftarrow 0
            p:
                     AC(0-7) \leftarrow INPR, FGI \leftarrow 0
         pB_{11}:
                                                                 Input character
INP
                     OUTR \leftarrow AC(0-7), \quad FGO \leftarrow 0
OUT
         pB_{10}:
                                                                 Output character
                     If (FGI = 1) then (PC \leftarrow PC + 1)
                                                                 Skip on input flag
SKI
         pB_9:
                     If (FGO = 1) then (PC \leftarrow PC + 1)
                                                                  Skip on output flag
SKO
         pB_8:
                                                                  Interrupt enable on
ION
          pB_7:
                     IEN \leftarrow 1
                                                                  Interrupt enable off
          pB_6:
                     IEN \leftarrow 0
IOF
```


Program Interrupt



Demonstration of Interrupt cycle







(b) After interrupt cycle

Assignment



- Differentiate between programmed controlled transfer and interrupt transfer.
- Explain the flowchart for interrupt cycle.