Skip to content
View sjthales's full-sized avatar
  • Thales Research and Technology
  • Palaiseau

Block or report sjthales

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    SystemVerilog

  2. cva6-softcore-contest cva6-softcore-contest Public

    Forked from ThalesGroup/cva6-softcore-contest

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux.

    SystemVerilog 2

  3. core-v-verif core-v-verif Public

    Forked from ThalesGroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  4. linux linux Public

    Forked from pulp-platform/linux

    Linux kernel source tree

    C

  5. cv32a6-linux cv32a6-linux Public

    Forked from eyssartk/cva6-sdk

    Ariane SDK containing RISC-V tools and Buildroot

    Makefile