-
Notifications
You must be signed in to change notification settings - Fork 16
Rams with 4 chips #1
Comments
Is this an official module? Is there a schematic of the module? |
i think i can dig the schematic, no is not official, there is only a single
official module per ram size, and i m not asking for support of it, just
your opinion if it can work normally. Otherwise i have to organize myself
to find an alternative
Il post the schematic if i find them!
…On Wed, 25 May 2022 at 07:49, Sergey Dvodnenko ***@***.***> wrote:
Is this an official module? Is there a schematic of the module?
—
Reply to this email directly, view it on GitHub
<#1 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/AAJDQQDC2C7UKPJR7HWUKHDVLW5NBANCNFSM5W3FTPLQ>
.
You are receiving this because you authored the thread.Message ID:
***@***.***>
|
It is important how the CS signals of all the chips are connected, I can only find this out from the schematic of the module. |
Ok schematics are not publicly available.
And if you are interested to know if this is a workable solution ( all antonio villena designs are based on this ) i can buy you a module to test. Again, i don't pretend or think this module to be supported, i have 2 misters, and if this module is not compatible i can just use the other one. I m asking because i m getting subpar results on testing, i can NEVER get out of the bios and load anything, all i managed to see is a couple seconds of So if you are curious i can send you a module. |
There is official design of SDRAM modules. Non-standard modules should be made as 100% compatible in order to work. If not, then don't ask it here. Go do developer of that module and ask him for compatibility. Don't bother developer to support non-standard HW! This core is already very complicated, so supporting additional HW variation makes unneeded complexity and less chance to succeed. |
Hey @srg320 i wasn't aware i was bothering you. I thought it was fine to ask questions out of curiosity. |
@sorgelig i think you either can't read very well or you didn't bother reading.
Also if it was the mister-devel org i perfectly knows the code of conduct and the stance and i wouldn't have asked, since this is a different repo, from a different person, with not specified code of conduct, until not clearly stated, the You are free to use github as you want but don't pretend that every repository or code sharing works as you intend. if @srg320 didn't feel the urge to shut me off as soon as i asked a question, maybe is just because he is, contrary to you, a nice person open to converstaion and can decide by himself when is time to cut the conversation. So thank you for your unsolicited opinion anyway. |
Yeah, i didn't notice it's not in MiSTer-devel. It pops up in my notification list. |
@asturur, you can't send me anything because I live under occupation. I recommend waiting for the official release. If it won't work with the official release, you will need to purchase an official SDRAM module 128Mb. |
I have plenty already of official ram modules ( 4 of them ). As i tried to make clear, this was just curiosity. |
@asturur I suggest that you wait until the core is officially released before you create any tickets. My recommendation is that this ticket should be closed |
Oh guys! i suggest you learn to get context on issues. You are the same person that said my request for nightly build integration was dangerous because the nightlies being unstable, stating the obvious and missing completely the point that time and this time. This wasn't an issue about the core status, but about a requirement in the readme. I can close myself the issue so i can avoid more attention seekers to chime in, @srg320 already explained me all i wanted to know. |
Just an heads up that since commits from september 15 the 4 chip ram started to boot games and while it was still unstable that is great progress. I see there are more commits around that matter and i ll test them as soon as i have time. Thank you @srg320 |
hi @srg320 , i read the readme, where is specified that the first ram should have 2 chips.
I assume you are doing something special with the 2 chip configuration, and i have a setup with 128megs on 4 chips, and i wonder if that can be an issue.
Do you know anything about that?
thanks for the fantastic work!
The text was updated successfully, but these errors were encountered: