


What makes processors fail and how to prevent it

Alastair Reid



alastair.reid@arm.com

[@alastair_d_reid](https://twitter.com/alastair_d_reid)

Processors always work

More technical version: https://alastairreid.github.io/papers/CAV_16/
Related talk: Mate Soos “Hacking using SAT and SMT solvers”

² Related workshop: Jonny Austin “Be a Computer! Demystifying assembly language and CPUs”

Processors *almost* always work



More technical version: https://alastairreid.github.io/papers/CAV_16/
Related talk: Mate Soos “Hacking using SAT and SMT solvers”

² Related workshop: Jonny Austin “Be a Computer! Demystifying assembly language and CPUs”

Correct


Fast

3

More technical version: https://alastairreid.github.io/papers/CAV_16/

Related talk: Mate Soon “Hacking using SAT and SMT solvers”


Related workshop: Jonny Austin “Be a Computer! Demystifying assembly language and CPUs”



3

More technical version: https://alastairreid.github.io/papers/CAV_16/
Related talk: Mate Soon “Hacking using SAT and SMT solvers”

Related workshop: Jonny Austin “Be a Computer! Demystifying assembly language and CPUs”




3

More technical version: https://alastairreid.github.io/papers/CAV_16/

Related talk: Mate Soon “Hacking using SAT and SMT solvers”

Related workshop: Jonny Austin “Be a Computer! Demystifying assembly language and CPUs”




3

More technical version: https://alastairreid.github.io/papers/CAV_16/

Related talk: Mate Soon “Hacking using SAT and SMT solvers”

Related workshop: Jonny Austin “Be a Computer! Demystifying assembly language and CPUs”






Butchered version of [https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)



What tests to run?

Every instruction \times Every corner case \times Fudge Factor


ADD		Big		1?
CMP		Small		
LDR	\times	Equal	\times	50?
STR		Min		
BNE		Max		1000?








Logical Equivalence Check (LEC) / SAT





Make it faster




Make it work







Fetch




Execute






Butchered version of [https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)











BR PC+100
ADD R0, R0, #1

BR PC+100
ADD R0, R0, #1

Fetch BR

Fetch ADD

Execute BR

Execute ADD

BR PC+100
ADD R0, R0, #1

Branch
Delay Slot

Fetch BR

Fetch ADD

Execute BR

Execute ADD


What tests to run?

All the single-stage tests



Branches


All “interesting” pairs of instructions


Make it faster




Make it work












Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB



[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)



Bounded Model Checking




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Tools: Yosys <http://www.clifford.at/yosys/>

Talks: <http://www.clifford.at/papers/2017/smtbmc-sby/slides.pdf>

Blogs: <https://zipcpu.com/blog/2017/10/19/formal-intro.html>

Bounded Model Checking




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Tools: Yosys <http://www.clifford.at/yosys/>

Talks: <http://www.clifford.at/papers/2017/smtbmc-sby/slides.pdf>

Blogs: <https://zipcpu.com/blog/2017/10/19/formal-intro.html>

Bounded Model Checking





[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Tools: Yosys <http://www.clifford.at/yosys/>


Talks: <http://www.clifford.at/papers/2017/smtbmc-sby/slides.pdf>


Blogs: <https://zipcpu.com/blog/2017/10/19/formal-intro.html>



LDR R0, [R1]
STR R0, [R2]


[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)






[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB




[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB



[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

Instruction Fetch | Instruction Decode Register Fetch | Execute Address Calc. | Memory Access | Write Back
 IF | ID | EX | MEM | WB



[https://en.wikipedia.org/wiki/File:MIPS_Architecture_\(Pipelined\).svg](https://en.wikipedia.org/wiki/File:MIPS_Architecture_(Pipelined).svg)

What tests to run?

All the single-stage tests

All the two-stage tests

Load followed by <anything>


All “interesting” sequences of 5 instructions

Make it faster




Make it work


Formal verification is breadth first




Formal verification is breadth first




Formal verification is breadth first




Formal verification is breadth first



Formal verification is breadth first




Formal verification is breadth first




Testing is depth-first




Testing is depth-first




Testing is depth-first




Testing is depth-first




Testing is depth-first




Testing is depth-first




Testing is depth-first




Testing is depth-first




Mixed Mode Verification




Mixed Mode Verification




Mixed Mode Verification




Mixed Mode Verification




Mixed Mode Verification




Mixed Mode Verification




Mixed Mode Verification



Mixed Mode Verification




Mixed Mode Verification




almost
Processors  always work


alastair.reid@arm.com

[@alastair_d_reid](https://twitter.com/alastair_d_reid)






Cortex-M7 Pipeline



<https://images.anandtech.com/doc/8542/pipeline2.JPG>

Cortex-M7 Pipeline



<https://images.anandtech.com/doc/8542/pipeline2.J>