


# TrueTouch™ Multi-Touch All-Points Touchscreen Controller

#### **Features**

- TrueTouch<sup>™</sup> capacitive touchscreen controller
  - □ Single chip, up to four touches with independent finger position tracking
  - □ Up to 32 sense pins. Senses up to 256 intersections
  - □ Screen sizes up to 4.5 inches diagonal
  - □ Typical noise free resolution 0.1 mm
  - □ Core accuracy less than 0.7 mm
  - □ Typical scan time 2.9 ms (345 Hz)
  - □ Dual-rail power
    - 1.71-V to 3.6-V digital supply voltage
    - 2.7-V to 3.6-V analog supply voltage
  - □ Integrated voltage regulators
    - No need for dedicated voltage regulators
  - Robust sensing
    - · Water on screen does not cause false touches
    - Immune to many types of liquid crystal display (LCD) noise
    - Robust operation in noisy radio frequency (RF) environments
  - ☐ Flexible pinout each sense pin is configurable as receiver or transmitter

- Buttons and slider sensing supported
- Configurable to work with plastic film and glass touch sensors
- □ Works with a variety of touchscreen sensors and stackups
- □ Face detection can discriminate a face (or a large surface in contact with the touchscreen) from fingers
- Self calibrating touch sensing in response to environmental changes
- □ In-system programming for easy field firmware upgrades
- Multiple communication protocols
  - □ I<sup>2</sup>C slave
  - Selectable 100-kHz, 400-kHz, or 1-MHz operation
  - Hardware address detection for wakeup from sleep mode
  - □ SPI up to 2 MHz
  - UART up to 1 MHz (for debug only)
  - Supports secondary communication interface for easy debugging
- Package options
  - $\square$  36-pin 5 × 5 × 0.6 mm QFN
  - $\square$  48-pin 6 × 6 × 0.6 mm QFN
  - $\square$  49-ball 3.2  $\times$  3.2  $\times$  0.55 mm CSP





## Contents

Features	1
Operating Circuit Diagram	1
Contents	2
TrueTouch CY8CTMA340 Overview	3
Introduction to Capacitive Touchscreens	3
Power Supply	3
Pin Information	
Electrical Specifications	8
Absolute Maximum Ratings	8
Operating Temperature	
DC Chip Level Specifications	9
DC General Purpose I/O Specifications	10
DC POR and LVD Specifications	10
DC Programming Specifications	11
Capacitive Touchscreen Specifications	11
AC Chip Level Specifications	12
AC GPIO Output Specifications	12
AC Programming Specifications	13
I <sup>2</sup> C Specifications	14

Packaging Information	15
Thermal Impedances	17
Solder Reflow	
Development Tools	18
Software	18
Development Kits	18
Device Programmers	18
Ordering Information	19
Ordering Code Definitions	19
Document Conventions	20
Port Nomenclature	20
Bit Field Nomenclature	20
Acronyms	20
Units of Measure	
Reference Documents	21
Glossary	21
Document History Page	23
Sales, Solutions, and Legal Information	24
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	



#### TrueTouch CY8CTMA340 Overview

The TrueTouch CY8CTMA340 is a capacitive touchscreen controller with the sensing technology to resolve touch locations of multiple fingers on the touchscreen. It converts an array of intersecting sensors into digital values. This array of digital information is processed by touch detection and position resolution algorithms in the touchscreen controller to determine the location of each finger on the touchscreen.

The CY8CTMA340 is available in 36-pin QFN, 48-pin QFN, and 49-ball CSP packages. The 36-pin QFN provides up to 24 sense pins, while the 48-pin QFN and 49-ball CSP provide up to 32 sense pins. A sense pin is a pin that can connect to a capacitive sensing channel within the chip. Each sense pin is programmable as a TX or RX within the particular channel to which the sense pin belongs. A pin configured as a TX transmits charge by driving a voltage waveform on one side of a capacitor, while a pin configured for RX receives charge on the other side of the capacitor. There are eight channels available for sensing eight intersections in parallel. A channel can transmit on one pin while receiving on another pin at the same time.

For the 36-pin QFN, each channel can be multiplexed to three sense pins (3  $\times$  8 = 24 sense pins). For the 48-pin QFN and 49-ball CSP, each channel can be multiplexed to four sense pins (4  $\times$  8 = 32 sense pins). PSoC Designer<sup>TM</sup>, a development suite, provides a pin configuration tool to help set the pins properly.

The RX section of a channel receives a charge through a capacitor placed between TX and RX sensors. The charge is accumulated (or summed) on an internal integration capacitor. This is called analog integration. The charge is accumulated on the integration capacitor for a programmable period of time and then sampled by an analog-to-digital converter (ADC). The output of the ADC is accumulated (or summed) as a digital integration. The end of digital integration completes a conversion. The RX sections from all eight channels share a single ADC. A hardware sequencer is included to automatically control the operation of each channel's internal sequencing, as well as the sequencing of the channels to the ADC.

After a conversion is complete, the CPU processes the digital data using on-chip algorithms provided in the TrueTouch TMA340 controller. If the algorithms detect a finger, on-chip position resolution algorithms interpolate finger position between sensors. The touchscreen resolution is firmware programmable and is set to match the number of LCD pixels. For example, if the display is a QVGA with 320 × 240 pixels, the touchscreen controller is also set to 320 × 240 pixels.

#### **Introduction to Capacitive Touchscreens**

A capacitive touchscreen detects changes in measured capacitance to determine the location of one or more fingers on the surface of the touchscreen. The capacitive touchscreen consists of a capacitive touchscreen sensor, a touchscreen controller, and a flexible printed circuit (FPC) that connects them together. The touchscreen sensor is positioned between the LCD and a protective cover lens that the user touches. The touchscreen sensor is normally connected to the Cypress TrueTouch touchscreen controller through an FPC that is bonded to the sensor using a conductive adhesive. The FPC is connected to the main application host processor through a connector on the host printed circuit board (PCB). The Cypress TrueTouch controller can either be affixed to this FPC, or directly on the host PCB. Users can interact with the user interface displayed on the LCD through finger movements and gestures on the surface of the protective cover lens.

A capacitive touchscreen sensor usually uses a multilayer plastic film/glass construction or a single-layer glass construction. The capacitive sensor is typically created with a transparent conductive material called indium tin oxide (ITO). ITO sensors are formed on the plastic film or glass substrates in a grid of rows and columns. A thin isolation layer separates the row sensors from the column sensors. The ITO sensors are typically several hundred angstroms thick and must be handled with care to prevent damage. Experienced sensor suppliers can control the deposition to achieve thin, transparent sensors, while optimizing sensing performance. Metal traces run along the border of the sensor grid to connect the conductive ITO sensors to the FPC and touchscreen controller. Because the metal traces are not transparent, the cover lens requires an opaque border outlining the active area of the touchscreen.

## **Power Supply**

Signal-to-noise ratio (SNR) is a significant contributing factor to touch screen performance. Increasing the transmitter voltage increases the signal. The CY8CTMA340 contains an integrated charge pump that steps up the voltage at VCPIN to 4.8 V (see Figure 1 on page 4). The 4.8-V charge pump output, VCPO, supplies the sensing circuits. VCORE is an internal supply to the digital core of the chip, including the CPU. VCORE is connected to the output of a 1.8-V internal low dropout regulator (LDO) that is powered by VDD. When VDD is less than or equal to 1.8 V, this LDO is automatically by passed. You can program the device to derive GPIO input logic levels from VDD or VCORE. Deriving GPIO logic levels from VCORE allows I²C communication with a host that is 1.8 V while VDD is connected to a supply higher than 1.8 V.



Single Supply Connection

CY8CTMA340

VCPO

Power

Charge Pump

Charge Pump

Charge Pump

Charge Pump


Do

Power

Charge Pump

Charge P

**Figure 1. Power Supply Connection** 



<sup>\*</sup> LDO is automatically bypassed when 1.8V is supplied

Table 1. Typical Average Currents and Power

0.1 µF

Conditions	T <sub>REFRESH</sub> [ms]	I <sub>DDAVG</sub> [mA]	I <sub>CPINAVG</sub> [mA]	Average Total Power P <sub>AVG</sub> [mW]
$V_{DD} = 1.8, V_{CPIN} = 2.7$	8	3.8	3.6	17
V <sub>DD</sub> = 1.8, V <sub>CPIN</sub> = 2.7	16	1.9	1.8	8.3
V <sub>DD</sub> = 1.8, V <sub>CPIN</sub> = 2.7	100	0.30	0.29	1.3

 $2.7 \text{ V} \leq \text{V}_{DD} = \text{V}_{CPIN} \leq 3.6 \text{ V}$ 

Note Lowest average power is achieved by sleeping after scanning and processing is complete. The scan time,  $T_{SCAN}$  is the time it takes to convert all intersection capacitances on the touchscreen to digital values. The process time,  $T_{PROCESS}$ , is the time it takes the CPU to process the digital values and resolve the finger position. The sleep time,  $T_{SLEEP}$  is the time, after the scanning and processing, that the device is asleep. The refresh rate is the periodic time when fresh data is available to read from the device.  $T_{REFRESH} = T_{SCAN} + T_{PROCESS} + T_{SLEEP}$ . For the fastest refresh time,  $T_{SLEEP} = 0$ . In Table 1, three refresh rates were selected for a 8 x 12 panel with a typical scan time of 2.9 ms and a process time of 1 ms for one finger touch. The 8- and 16-ms refresh rates are typical rates for the host to track a finger position in real time. The 100-ms refresh rate saves power by waiting for a finger touch to occur before changing to the faster 8- and 16-ms refresh rates. Average current and power numbers were calculated in the table by using  $I_{DD}$  and  $I_{CPIN}$  typical values from Table 7 on page 9 ( $F_{IMO} = F_{CPU} = 24$  MHz) and the following equations.

$$I_{DDAVG} = \frac{I_{DD} \times (T_{SCAN} + T_{PROCESS})}{T_{REFRESH}}$$
 Equation 1

$$I_{CPINAVG} = rac{I_{CPIN} imes T_{SCAN}}{T_{REFRESH}}$$
 Equation 2

$$P_{AVG} = V_{DD} \times I_{DDAVG} + V_{CPIN} \times I_{CPINAVG}$$
 Equation 3



## **Pin Information**

The CY8CTMA340 is available in several packages. This section provides the pin names, descriptions, and mapping to the physical package.

Table 2. 36-Pin QFN (CY8CTMA340)

	Ty	/ре			
Pin No.	Digi-	Analog	Name	Description	CY8CTMA340
	tal	_			
1	1/0	1/0	P0[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	ָּטָ טָּ טָּ
2	1/0	1/0	P0[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	VCPA VCPA VCPA VCPA VCPA VCPA PD[2] P2[3]
3	1/0	1/0	P3[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	© 36 35 34 33 32 31 30 29 28
4	I/O	1/0	P3[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	P0[1] ■ 1 27 ■ P2[0] P0[3] ■ 2 26 ■ P0[0]
5	1/0	1/0	P3[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	P3[0] 3 25 P2[6]
6	1/0	1/0	P3[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[1] • 4 <b>QFN</b> 24• P1[5]
7	1/0	1/0	P3[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[2] 5 (Top View) 23 P1[7]
8	1/0	1/0	P3[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[4] = 6
9	1/0	1/0	P0[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	P3[6] • 8 20 • P4[6]
10	1/0	1/0	P0[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	P0[4] 9 19 XRES
11	1/0	1/0	P2[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	10 11 12 13 14 15 16 17 18
12	1/0	1/0	P4[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	P0[7] P2[7] P4[3] Vss Vss P1[0] P1[1] P1[1]
13	1/0	1/0	P4[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	
14	I/O	I/O	P4[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	
15		wer	V <sub>SS</sub>	Connect to circuit ground	
16	I/O I/O	I/O I/O	P1[0]	GPIO / ISSP DATA / I <sup>2</sup> C SDA GPIO / ISSP CLK / I <sup>2</sup> C SCL	
17	I/O		P1[1]		
18		I/O	P1[4] XRES	ADC reference output. Bypass with 0.47 µF capacitor	
19 20	I/O	put I/O	P4[6]	Active LOW external reset with internal pull-up  GPIO / sense pin multiplexable to TX or RX sections of channel 5	
21	1/0	I/O	P4[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
				, ,	
22	1/0	1/0	P4[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
23	I/O	I/O	P1[7]	GPIO / I <sup>2</sup> C SCL	
24	I/O	I/O	P1[5]	GPIO / I <sup>2</sup> C SDA	
25	I/O	I/O	P2[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	
26	I/O	I/O	P0[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	
27	I/O	I/O	P2[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	
28	Po	wer	V <sub>CPIN</sub>	Charge pump input. See Figure 1 on page 4 and Table 7 on page 9	
29	Po	wer	V <sub>CP</sub> _	Charge pump flying capacitor negative signal. See Figure 1 on page 4	
30	Po	wer	V <sub>CP+</sub>	Charge pump flying capacitor positive signal. See Figure 1 on page 4	
31	Po	wer	V <sub>CPO</sub>	Charge pump output. See Figure 1 on page 4 and Table 7 on page 9	
32	Po	wer	V <sub>DD</sub>	Digital supply voltage. See Figure 1 on page 4 and Table 7 on page 9	
33	I/O	I/O	P1[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
34	I/O	I/O	P2[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
35	I/O	I/O	P2[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
36	I/O	I/O	P2[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
EP	-	-	-	Exposed pad. Connect to circuit ground. See Figure 5 on page 15	
				- RELEASED ONLY TO HTC LINDER NONDISCL	

Document Number: 001-64650 Rev. \*\*



Table 3. 48-Pin QFN (CY8CTMA340)

	Туј	ne			
Pin No.	Digital	Analog	Name	Description	CY8CTMA340
1	I/O	I/O	P0[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
2	I/O	I/O	P0[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
3	I/O	I/O	P3[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	V <sub>CPN</sub> V <sub>CPN</sub> V <sub>CPN</sub> V <sub>CPN</sub> V <sub>CPN</sub> V <sub>CP</sub> P2[2] P0[6] P2[3] P1[6]
4	I/O	I/O	P3[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	• 48 47 46 45 44 43 42 41 40 39 38 37
5	I/O	I/O	P3[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	P0[1] 1 36 P1[3
6	1/0	I/O	P3[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	P0[3] ■ 2 35 ■ P2[0
7	I/O	I/O	P3[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[0] 3 34 P2[4 P3[1] 4 33 P0[0
8	I/O	I/O	P3[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[1] • 4 33 • P0[0 P3[2] • 5 32 • P2[6
9	I/O	I/O	P3[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[3] • 6 <b>QFN</b> 31 • P1[5
10	I/O	I/O	P3[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	P3[4] © 7 (Top View) 30 © P1[7
11	I/O	I/O	P0[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	P3[5] • 8 29 P4[4 P3[6] • 9 28 P4[5
12	I/O	I/O	P0[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	P3[6] • 9 28 • P4[5 P3[7] • 10 27 • P4[6
13	I/O	I/O	P0[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	P0[4] = 11 26 = P4[7
14	1/0	1/0		GPIO / sense pin multiplexable to TX or RX sections of channel 3	P0[7] ■ 12 25 ■ XRE
15	1/0	1/0	P2[7] P4[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	13 14 15 16 17 18 19 20 21 22 23 24
16	1/0	1/0	P4[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	P0[5] P2[7] P4[3] P4[3] P4[1] Vss Vss Vss P1[1] P1[1]
17	1/0	1/0		' '	
	1/0	1/0	P4[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 4  GPIO / sense pin multiplexable to TX or RX sections of channel 4	
18			P4[0]	' '	
19	Pov		V <sub>SS</sub>	Connect to circuit ground	
20	Pov	ı	V <sub>SS</sub>	Connect to circuit ground  GPIO / ISSP DATA / I <sup>2</sup> C SDA	
21	1/0	1/0	P1[0]		
22	1/0	1/0	P1[1]	GPIO / ISSP CLK / I <sup>2</sup> C SCL	
23	1/0	1/0	P1[4]	ADC reference output. Bypass with 0.47 μF capacitor	
24	I/O	I/O	P0[2]	GPIO	
25	Inp	1	XRES	Active LOW external reset with internal pull-up	
26	1/0	1/0	P4[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
27	1/0	I/O	P4[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
28	1/0	1/0	P4[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
29	1/0	I/O	P4[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
30	1/0	1/0	P1[7]	GPIO / I <sup>2</sup> C SCL	
31	I/O	I/O	P1[5]	GPIO / I <sup>2</sup> C SDA	
32	1/0	1/0	P2[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	
33	I/O	I/O	P0[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	
34	I/O	I/O	P2[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	-
35	I/O	I/O	P2[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	-
36	I/O	I/O	P1[3]	GPIO	-
37	Pov		V <sub>CPIN</sub>	Charge pump input. See Figure 1 on page 4 and Table 7 on page 9	-
38	Pov		V <sub>CP</sub> -	Charge pump flying capacitor negative signal. See Figure 1 on page 4	-
39	Pov		V <sub>CP+</sub>	Charge pump flying capacitor positive signal. See Figure 1 on page 4	-
40	I/O	I/O	P2[2]	GPIO	-
41	Pov	ver	V <sub>CPO</sub>	Charge pump output. See Figure 1 on page 4 and Table 7 on page 9	-
42	Pov		V <sub>DD</sub>	Digital supply voltage. See Figure 1 on page 4 and Table 7 on page 9	
43	I/O	I/O	P0[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
44	I/O	I/O	P1[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
45	I/O	I/O	P2[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
46	I/O	I/O	P2[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
47	I/O	I/O	P2[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
48	I/O	I/O	P1[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
EP	-	-		Exposed pad. Connect to circuit ground. See Figure 6 on page 16	



Table 4. 49-Ball CSP (CY8CTMA340)

D:	Туј	oe			
Pin No.	Digital	Analog	Name	Description	CY8CTMA340
1A	Pov	ver	V <sub>CPIN</sub>	Charge pump input. See Figure 1 on page 4 and Table 7 on page 9	
1B	I/O	I/O	P2[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	7 6 5 4 3 2 1
1C	I/O	I/O	P1[7]	GPIO / I <sup>2</sup> C SCL	A STORY OF THE STO
1D	I/O	I/O	P0[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
1E	I/O	I/O	P4[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	P0[3] P1[6] P1[2] P0[6] P2[2] P2[0] P2[4] B
1F	I/O	I/O	P4[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	
1G	I/O	I/O	P1[4]	ADC reference output. Bypass with 0.47 µF capacitor	$\left(\begin{array}{c} P3[1] \end{array}\right) \left(\begin{array}{c} P3[0] \end{array}\right) \left(\begin{array}{c} P0[1] \end{array}\right) \left(\begin{array}{c} P2[5] \end{array}\right) \left(\begin{array}{c} P1[3] \end{array}\right) \left(\begin{array}{c} P1[5] \end{array}\right) \left(\begin{array}{c} P1[7] \end{array}\right) \left(\begin{array}{c} P1[7] \end{array}\right)$
2A	Pov	ver	V <sub>CP</sub> -	Charge pump flying capacitor negative signal. See Figure 1 on page 4	
2B	I/O	I/O	P2[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	P3[4] P3[3] P3[2] NC P2[6] P4[4] P0[0] D
2C	I/O	I/O	P1[5]	GPIO / I <sup>2</sup> C SDA	
2D	I/O	I/O	P4[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	P3[7] P3[6] P3[5] P0[2] XRES P4[5] P4[6] E
2E	I/O	I/O	P4[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 5	P0[4] P0[5] P2[7] P4[2] P1[0] P1[1] P4[7] F
2F	I/O	I/O	P1[1]	GPIO / ISSP CLK / I <sup>2</sup> C SCL	(10)
2G	Pov	ver	V <sub>SS</sub>	Connect to circuit ground	$P_{0[7]}$ $P_{4[3]}$ $P_{4[1]}$ $P_{4[0]}$ $P_{4[0]}$ $P_{5}$
3A	Pov	ver	V <sub>CP+</sub>	Charge pump flying capacitor positive signal. See Figure 1 on page 4	
3B	I/O	I/O	P2[2]	GPIO	
3C	I/O	I/O	P1[3]	GPIO	
3D	I/O	I/O	P2[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 6	
3E	Inp	ut	XRES	Active LOW external reset with internal pull-up	
3F	I/O	I/O	P1[0]	GPIO / ISSP DATA / I <sup>2</sup> C SDA	
3G	Pov	ver	V <sub>SS</sub>	Connect to circuit ground	
4A	Pov	ver	V <sub>CPO</sub>	Charge pump output. See Figure 1 on page 4 and Table 7 on page 9	
4B	I/O	I/O	P0[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
4C	I/O	I/O	P2[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
4D		I/O	NC	No Connect	
4E	I/O	I/O	P0[2]	GPIO	
4F	I/O	I/O	P4[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	
4G	I/O	I/O	P4[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	
5A	Pov	ver	$V_{DD}$	Digital supply voltage. See Figure 1 on page 4 and Table 7 on page 9	
5B	I/O	I/O	P1[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
5C	I/O	I/O	P0[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
5D	I/O	I/O	P3[2]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	
5E	I/O	I/O	P3[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	
5F	I/O	I/O	P2[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	
5G	I/O	I/O	P4[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	
6A	I/O	I/O	P2[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 7	
6B	I/O	I/O	P1[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
6C	I/O	I/O	P3[0]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	
6D	I/O	I/O	P3[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	
6E	I/O	I/O	P3[6]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	
6F	I/O	I/O	P0[5]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	
6G	I/O	I/O	P4[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 4	
7A	I/O	I/O	P2[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
7B	I/O	I/O	P0[3]	GPIO / sense pin multiplexable to TX or RX sections of channel 0	
7C	I/O	I/O	P3[1]	GPIO / sense pin multiplexable to TX or RX sections of channel 1	
7D	I/O	I/O	P3[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	
7E	I/O	I/O	P3[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 2	
7F	I/O	I/O	P0[4]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	
7G	I/O	I/O	P0[7]	GPIO / sense pin multiplexable to TX or RX sections of channel 3	

Document Number: 001-64650 Rev. \*\*



## **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8CTMA340 TrueTouch devices.

## **Absolute Maximum Ratings**

## **Table 5. Absolute Maximum Ratings**

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature		<b>-</b> 55	+25	+125 <sup>[1]</sup>	°C
V <sub>SUP</sub>	Power pin voltage	$V_{DD}, V_{CPIN}, V_{CP+}, V_{CP-}, V_{CPO}$	-0.5	-	+6.0	V
V <sub>IO</sub>	I/O pin voltage	P0[2], P1[0], P1[1], P1[5], P1[7], P1[3], and P2[2]	V <sub>SS</sub> – 0.5	_	V <sub>DD</sub> + 0.5	V
		All sense pins	V <sub>SS</sub> - 0.5	_	V <sub>CPO</sub>	
I <sub>IO</sub>	Current into I/O pin		-25	_	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	_	_	V
		Charged device model	500	-	_	V

## **Operating Temperature**

## **Table 6. Operating Temperature**

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature		-40	_	+85	°C
T <sub>J</sub>	Operational die temperature	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 17.	-40	I	+90	°C

Document Number: 001-64650 Rev. \*\* Page 8 of 24

Note
1. Storing programmed devices at or above 85 °C may reduce flash retention time below Flash<sub>DR</sub> (min) in Table 10 on page 11.



## **DC Chip Level Specifications**

Table 7 lists guaranteed maximum and minimum specifications for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C. Typical values are measured at T<sub>A</sub> = 25 °C. V<sub>DD</sub>  $\leq$  V<sub>CPIN</sub>.

By default, the device is set up with 24-MHz IMO and CPU clock frequency. This is optimal for fastest code execution and sensing circuit speed. Lower clock frequency reduces power at the expense of slower code execution and sensing circuit speed.

The IMO has 6-, 12-, or 24-MHz clock frequency options. Set the frequency by programming the CPU\_SCR1 register. The CPU can run directly from the IMO or a fraction of the IMO by setting the OSC\_CR0 register.

Table 7. DC Chip Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub>	Digital supply voltage input	Charge pump enabled	1.71	_	3.60	V
V <sub>CPIN</sub>	Charge pump input range	Charge pump enabled	2.70	_	3.60	V
V <sub>CPO</sub>	Charge pump output range	Charge pump enabled	_	4.8	_	V
I <sub>DD</sub>	V <sub>DD</sub> supply current	F <sub>IMO</sub> = F <sub>CPU</sub> = 24 MHz	_	7.7	9.63	mA
		F <sub>IMO</sub> = F <sub>CPU</sub> = 12 MHz	_	4.8	6.00	
		F <sub>IMO</sub> = F <sub>CPU</sub> = 6 MHz	_	2.9	3.63	
I <sub>CPIN</sub>	V <sub>CPIN</sub> supply current	$V_{CPIN} = 2.7 \text{ V}$ $F_{IMO} = F_{CPU} = 24 \text{ MHz}$ Charge pump clock = 12 MHz	-	10	13.0	mA
		$V_{CPIN} = 3.3 \text{ V}$ $F_{IMO} = F_{CPU} = 24 \text{ MHz}$ Charge pump clock = 12 MHz	_	9.4	11.8	
		$V_{CPIN}$ = 3.6 V $F_{IMO}$ = $F_{CPU}$ = 24 MHz Charge pump clock = 12 MHz	_	9.3	11.6	
I <sub>SB0</sub>	Standby current with POR, LVD, sleep timer and ILO active	V <sub>CPIN</sub> = V <sub>DD</sub> = 2.7 V Charge pump disabled	-	1	4	μΑ
		V <sub>CPIN</sub> = V <sub>DD</sub> = 3.3 V Charge pump disabled	_	1	4	
I <sub>SB1</sub> <sup>[2]</sup>	Deep sleep current (sleep timer and ILO disabled)	$V_{CPIN} = V_{DD} = 2.7 \text{ V}$ Charge pump disabled All sense pins driven strong low	_	0.2	4	μA
		$V_{CPIN} = V_{DD} = 3.3 \text{ V}$ Charge pump disabled All sense pins driven strong low	_	0.2	4	

#### Note

Document Number: 001-64650 Rev. \*\*

Must disable all interrupt sources before entering deep sleep. Use only XRES to wake the device from deep sleep.



## **DC General Purpose I/O Specifications**

Table 8 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C. Typical values are measured at V<sub>DD</sub> = 3.3 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and T<sub>A</sub> = 25 °C.

Table 8. DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Internal pull-up resistance	Pin configured for internal pull-up	4.0	5.6	8.0	kΩ
V <sub>OH</sub>	High output voltage	I <sub>OH</sub> = 10 μA	V <sub>DD</sub> - 0.2	_	_	V
		I <sub>OH</sub> = 0.5 mA	V <sub>DD</sub> - 0.6	_	_	
V <sub>OL</sub>	Low output voltage	$I_{OL} = -4 \text{ mA}, 1.71 \text{ V} \le V_{DD} \le 3.0 \text{ V}$	_	_	0.40	V
		$I_{OL} = -20 \text{ mA}, 3.0 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	_	_	1.0	
Λ <sup>IΓ</sup> [3]	Input low voltage	Input buffer referenced to V <sub>DD</sub>	_	_	$0.3 \times V_{DD}$	V
		Input buffer referenced to V <sub>CORE</sub>	_	_	0.45	
		Sleep modes referenced to V <sub>CORE</sub>	_	_	0.24	
V <sub>IH</sub> [3]	Input high voltage	Input buffer referenced to V <sub>DD</sub>	$0.7 \times V_{DD}$	-	_	V
		Input buffer referenced to V <sub>CORE</sub>	1.26	_	_	
		Sleep modes referenced to V <sub>CORE</sub>	1.18	_	_	
V <sub>H</sub>	Input hysteresis voltage		_	50	_	mV
I <sub>IL</sub>	Input leakage (absolute value)	Gang tested with all I/Os to 1 µA	_	1	25	nA
C <sub>IN</sub>	Input pin capacitance	Package and pin dependent T <sub>A</sub> = 25 °C	_	5	7.5	pF
C <sub>OUT</sub>	Output pin capacitance	Package and pin dependent T <sub>A</sub> = 25 °C	_	5	7.5	pF

#### **DC POR and LVD Specifications**

Table 9 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V  $_{DD} \leq$  3.6 V, 2.7 V  $\leq$  V  $_{CPIN} \leq$  3.6 V, and -40 °C  $\leq$  T  $_{A} \leq$  85 °C. Typical values are measured at V  $_{DD}$  = 3.3 V, 2.7 V  $\leq$  V  $_{CPIN} \leq$  3.6 V, and T  $_{A}$  = 25 °C.

The device resets when V<sub>DD</sub> falls below the programmed POR threshold.

Table 9. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR</sub>	1.66 V selected in PSoC Designer	Valid only after the registers are initialized	-	1.66	1.71	V
	2.36 V selected in PSoC Designer	at startup	-	2.36	2.42	
	2.60 V selected in PSoC Designer		_	2.60	2.67	
	2.82 V selected in PSoC Designer		_	2.82	2.89	
V <sub>LVD</sub>	2.45 V selected in PSoC Designer	Valid only after the registers are initialized	2.39	2.45	2.51	V
	2.71 V selected in PSoC Designer	at startup	2.64	2.71	2.78	
	2.92 V selected in PSoC Designer		2.85	2.92	2.99	
	3.02 V selected in PSoC Designer	- Company of the comp	2.95	3.02	3.10	
	3.13V selected in PSoC Designer		3.05	3.13	3.21	
	1.90 V selected in PSoC Designer		1.85	1.90	1.95	
	1.80 V selected in PSoC Designer		1.75	1.80	1.85	

#### Note

Document Number: 001-64650 Rev. \*\* Page 10 of 24

<sup>3.</sup> Input logic levels are referable to  $V_{DD}$  or  $V_{CORE}$ .



## **DC Programming Specifications**

Table 10 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V  $_{DD} \leq$  3.6 V, 2.7 V  $\leq$  V  $_{CPIN} \leq$  3.6 V, and  $-40~^{\circ}C \leq$  T  $_{A} \leq$  85  $^{\circ}C$ . Typical values are measured at V  $_{DD}$  = 3.3 V, 2.7 V  $\leq$  V  $_{CPIN} \leq$  3.6 V, and T  $_{A}$  = 25  $^{\circ}C$ .

See Cypress Application Notes AN2026D and AN59388 for details on Cypress's programming protocol.

Table 10. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations		1.71	_	-	V
I <sub>DDP</sub>	Supply current during programming or verify		-	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See DC General Purpose I/O Specifications on page 10 V <sub>DD</sub> = 1.8 V	_	_	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See DC General Purpose I/O Specifications on page 10 V <sub>DD</sub> = 1.8 V	V <sub>IH</sub>	_	_	V
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	_	_	0.50	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	_	_	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	-	0.80	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 10	V <sub>OH</sub>	_	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	10,000	_	-	Cycles
Flash <sub>DR</sub>	Flash data retention		20 <sup>[4]</sup>	_	-	Years

## **Capacitive Touchscreen Specifications**

Table 11 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C. Typical values are measured at V<sub>DD</sub> = 3.3 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and T<sub>A</sub> = 25 °C.

**Table 11. Capacitive Touchscreen Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
C <sub>N</sub>	Input referred capacitive noise	_	4.2	-	fF-RMS	
C <sub>T</sub>	Change in measured capacitance per change in ambient temperature		-	1.1	13	fF/°C
C <sub>V</sub>	Change in measured capacitance per change in V <sub>CPIN</sub>		-	39	_	fF/V
V <sub>TXOL</sub>	TX output low voltage	No load	-	V <sub>SS</sub>	-	V
V <sub>TXOH</sub>	TX output high voltage	No load	-	$V_{CPO}$	-	V
I <sub>TXDR</sub>	TX drive current output (sink or source)	Low	55	90	130	μA
		Medium-low	110	180	260	
		Medium-high	165	270	390	
		High	220	360	520	]

#### Note

Document Number: 001-64650 Rev. \*\* Page 11 of 24

 $<sup>{\</sup>it 4. \ \ \, Storing\ programmed\ devices\ at\ or\ above\ 85\ ^{\circ}C\ may\ reduce\ flash\ retention\ time\ below\ Flash_{DR}\ (min).}$ 



## **AC Chip Level Specifications**

Table 12 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C. Typical values are measured at V<sub>DD</sub> = 3.3 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and T<sub>A</sub> = 25 °C.

Table 12. AC Chip Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>32K1</sub>	Internal low-speed oscillator frequency		19.2	32	50.0	kHz
F <sub>IMO</sub>	Internal main oscillator frequency	Configured at 24 MHz	23.5	24	24.5	MHz
		Configured at 12 MHz	11.7	12	12.3	
		Configured at 6 MHz	5.88	6.0	6.12	
T <sub>XRST</sub>	External reset pulse width at power up	After supply voltage is valid	1	-	_	ms
T <sub>XRST2</sub>	External reset pulse width after power up	After startup	10	-	_	μs


## **AC GPIO Output Specifications**

Table 13 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C. Typical values are measured at V<sub>DD</sub> = 3.3 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and T<sub>A</sub> = 25 °C.

Table 13. AC GPIO Output Specifications

Symbol	Description	Condi	itions	Min	Тур	Max	Units
F <sub>GOUT</sub>	GPIO output operating frequency	$C_{LOAD} = 25 pF$		0	_	5.0	MHz
F <sub>GIN</sub>	GPIO input operating frequency			0	_	24	MHz
T <sub>RISE</sub>	Rise time	$C_{LOAD} = 25 pF$	V <sub>DD</sub> > 2.5 V	10	_	60	ns
			V <sub>DD</sub> < 2.5 V	10	_	80	
T <sub>FALL</sub>	Fall time	$C_{LOAD} = 25 pF$	V <sub>DD</sub> > 2.5 V	5	_	45	ns
			V <sub>DD</sub> < 2.5 V	5	_	75	

Figure 2. GPIO Timing Diagram





## **AC Programming Specifications**


Table 14 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V  $_{DD} \leq$  3.6 V, 2.7 V  $\leq$  V  $_{CPIN} \leq$  3.6 V, and  $-40~^{\circ}C \leq$  T  $_{A} \leq$  85  $^{\circ}C$ . Typical values are measured at V  $_{DD}$  = 3.3 V, 2.7 V  $\leq$  V  $_{CPIN} \leq$  3.6 V, and T  $_{A}$  = 25  $^{\circ}C$ .

See Cypress Application Notes AN2026D and AN59388 for details on Cypress's programming protocol.

Table 14. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise time of SCLK		1	_	20	ns
T <sub>FSCLK</sub>	Fall time of SCLK		1	_	20	ns
T <sub>SSCLK</sub>	Data setup time to falling edge of SCLK		40	_	_	ns
T <sub>HSCLK</sub>	Data hold time from falling edge of SCLK		40	_	_	ns
F <sub>SCLK</sub>	Frequency of SCLK	$3.0~V \leq V_{DD} \leq 3.6~V$	0	_	8	MHz
		1.71 V ≤ V <sub>DD</sub> ≤ 3.0 V	0	_	5	
T <sub>ERASEB</sub>	Flash erase time (block)		_	_	18	ms
T <sub>WRITE</sub>	Flash block write time		_	_	25	ms
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V} (\text{C}_{LOAD} \le 30 \text{ pF})$	_	-	75	ns
		1.71 $V \le V_{DD} \le 3.0 \text{ V } (C_{LOAD} \le 30 \text{ pF})$	-	_	130	

Figure 3. AC Programming Timing Diagram






## I<sup>2</sup>C Specifications

Table 15 lists guaranteed maximum and minimum specifications for 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C. Typical values are measured at V<sub>DD</sub> = 3.3 V, 2.7 V  $\leq$  V<sub>CPIN</sub>  $\leq$  3.6 V, and T<sub>A</sub> = 25 °C.

Table 15. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description	Conditions		dard- ode	Fast-	Mode	Fast- Pl	Units	
			Min	Max	Min	Max	Min	Max	
F <sub>SCLI2C</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
T <sub>HDSTAI2C</sub>	Hold time (repeated) Start condition. After this period, the first clock pulse is generated.		4.0	-	0.60	-	0.26	-	μs
T <sub>LOWI2C</sub>	LOW period of SCL clock		4.7	_	1.3	_	0.50	_	μs
T <sub>HIGHI2C</sub>	HIGH period of SCL clock		4.0	_	0.60	_	0.26	_	μs
T <sub>SUSTAI2C</sub>	Setup time for repeated Start condition		4.7	_	0.60	-	0.26	-	μs
T <sub>HDDATI2C</sub>	Data hold time		0	_	0	_	0	_	μs
T <sub>SUDATI2C</sub>	Data setup time		250	_	100	_	50	_	ns
T <sub>SUSTOI2C</sub>	Setup time for STOP condition		4.0	_	0.60	-	0.26	_	μs
T <sub>BUFI2C</sub>	Bus free time between a Stop and Start condition		4.7	_	1.3	-	0.50	-	μs
T <sub>SPI2C</sub> <sup>[5]</sup>	Pulse width of spikes that are suppressed by input filter	I <sup>2</sup> C Specification 3.0 maximum is 50 ns	_	_	0	50	0	40 <sup>[6]</sup>	ns
C <sub>BUS</sub>	Capacitance load for SDA or SCL		_	200 <sup>[7]</sup>	_	200 <sup>[7]</sup>	_	150 <sup>[7]</sup>	pF

Figure 4. Timing Diagram for Fast/Standard Mode of the I<sup>2</sup>C Bus



#### LEGEND

- S I<sup>2</sup>C Start Condition Sr I<sup>2</sup>C Repeat Start Condition P I<sup>2</sup>C Stop Condition

#### Notes

- In 1<sup>2</sup>C sleep mode, the device can wake up from sleep when the address matches its own slave address. When this happens, there is no glitch/spike filtering on SCL and SDA lines on the 7-bit address + R/W bit. After the device wakes up, there is glitch/spike filtering on SCL and SDA lines.
- 6. This does not fully meet the  $I^2C$  requirement of 50 ns. 7. This does not fully meet the  $I^2C$  max capacitive load targets of  $\geq$  400 pF.



## **Packaging Information**

This section illustrates the packaging specifications for the CY8CTMA340 devices.

**TOP VIEW** SIDE VIEW **BOTTOM VIEW -** 0.05 MAX - 0.15 REF 5.00 ±0.10 -3.20 -0.55±0.05 - 0.40±0.10 R0.20 PIN# 1 ID 36 28 27 ±0.10 REF SEE NOTE 1 PIN 1 DOT LASER MARK 3.20  $0.20 \pm 0.05$ 5.00 9 19 18 10 0.05 - 3.6±0.1

Figure 5. 36-Pin (5  $\times$  5  $\times$  0.6 mm) QFN

## NOTES:

- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-220
- 3. PACKAGE WEIGHT: 0.04736grams
- 4. DIMENSIONS ARE IN MILLIMETERS

001-49797 \*E

**→** 0.40±0.10

## **Important Note**

■ For information on the preferred dimensions for mounting QFN packages, see the application note at Application Notes for Surface Mount Assembly of Amkor's *Micro*LeadFrame<sup>®</sup> (MLF<sup>®</sup>) Packages






Figure 6. 48-Pin (6  $\times$  6  $\times$  0.6 mm) QFN

#### NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-220
- 3. PACKAGE WEIGHT: 1.482 grams
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-57280 \*A



**TOP VIEW BOTTOM VIEW** 3.175±0.025 Ø0.260±0.03 -A1 BALL PAD CORNER PIN 1 LASER MARK 0.40±0.001 В 0000 000000 3 175±0 025 000000 2.400 Ε 000000 000000 00000 (0.385)-0.40±0.001 SIDE VIEW 2.400 0.301±0.016 ρ.022 0.210±0.032

Figure 7. 49-Ball CSP (3.2 × 3.2 × 0.55 mm)

#### NOTES:

ALL DIMENSION ARE IN MILLIMETER PACKAGE WEIGHT: 0.010grams JEDEC PUBLICATION 95

001-50507 \*C

#### **Important Note**

For information on the preferred dimensions for mounting CSP packages, see the application note at Application Note for Surface Mount Assembly of Amkor's Eutectic and Lead-Free CSP<sup>nl</sup>TM Wafer Level Chip Scale Packages

#### **Thermal Impedances**

Table 16. Thermal Impedances per Package<sup>[8]</sup>

Package	Typical θ <sub>JA</sub>
36-Pin QFN	19 °C/W
48-Pin QFN	19 °C/W
49-Ball CSP	30 °C/W

## **Solder Reflow**

Table 17 lists the maximum solder reflow peak temperatures to achieve good solderability. Thermal ramp rate during preheat should be 3 °C/s or lower

Table 17. Solder Reflow

Package	Maximum Peak Temperature	Time at Maximum Temperature
36-Pin QFN	260 °C, -5/+0 °C	10-20s
48-Pin QFN	260 °C, -5/+0 °C	10–20s
49-Ball CSP	260 °C, -5/+0 °C	10-20s

#### Note

8.  $T_J = T_A + Power \times \theta_{JA}$ .

Document Number: 001-64650 Rev. \*\* Page 17 of 24



## **Development Tools**

This section presents the development tools available for the CY8CTMA340 devices.

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Used by thousands of PSoC developers, this robust software has made designing with PSoC easy for half a decade. TrueTouch products require a dedicated PSoC Designer installer. Contact your local sales representative or send your request to tsbusdev@cypress.com.

#### PSoC Programmer

PSoC Programmer is flexible enough to be used on the bench in development, yet suitable for factory programming. It works as a standalone programming application, or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with PSoC MiniProg. PSoC programmer is available free of charge at

http://www.cypress.com/psocprogrammer.

#### **Development Kits**

Contact your local Cypress sales representative to order a CY3290-TMA300 development kit.

## **Device Programmers**

All device programmers are available for purchase from The Cypress Store.

For programming during development, use:

- MiniProg1 Programming Unit (does not support debug monitor). It is available for purchase through the Cypress online store as part of kit:CY3210-MiniProg1.
- MiniProg3 Programming Unit (supports debug monitor). It is available for purchase through the Cypress online store as part of kit:CY8CKIT-002.

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.




## **Ordering Information**

The following table lists the TrueTouch Standard Product Multi-Touch All-Points Touchscreen Controllers. For information on other TrueTouch families, please visit <a href="http://www.cypress.com/truetouch">http://www.cypress.com/truetouch</a>.

**Table 18. Device Ordering Information** 

				Tru	ieTou	ch				1	TrueT	ouch-		Sen	sor			a g					
Part Number	Max Screen Size (in.) (4:3 Aspect Ratio)	Maximum Nodes	Maximum Fingers	Ghost Free Tracking	Grip Suppression	Wet Finger Tracking	Water Rejection	On-chip Gesture Decoding	Face Suppression (Large Object)	Capacitive Buttons/Slider	Proximity Detection	Hover Tracking	Stylus	Glass	Film	Minimum Interface Voltage	Digital Supply Voltage Operating Range	Analog Supply Voltage Operating Range Voltage	Bootloader	l <sup>2</sup> C	SPI	Package	Unique ID
CY8CTMA340-LQI-11(T)	3.2	132	4	~	-	_	~	~	~	~	~	~	~	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	36 QFN	058DH
CY8CTMA340-48LQI-11(T)	4.5	256	4	~	-	-	~	~	~	~	~	~	~	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	48 QFN	058EH
CY8CTMA340-FNI-11T	4.5	256	4	~	-	-	~	~	~	~	~	~	~	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	49 CSP	058FH
CY8CTMA340-LQI-09(T)	3.2	132	4	~	-	-	~	~	~	~	-	-	-	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	36 QFN	0590H
CY8CTMA340-48LQI-09(T)	4.5	256	4	>	-	-	~	~	~	~	-	-	-	٧	>	1.8	1.71-3.3	2.7-3.3	~	~	~	48 QFN	0591H
CY8CTMA340-FNI-09T	4.5	256	4	>	-	-	~	~	~	~	-	-	-	٧	>	1.8	1.71-3.3	2.7-3.3	~	~	~	49 CSP	0592H
CY8CTMA340-LQI-03(T)	3.2	132	2	~	_	_	~	~	~	~	~	~	~	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	36 QFN	0596H
CY8CTMA340-48LQI-03(T)	4.5	256	2	~	-	-	~	~	~	~	~	~	~	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	48 QFN	0597H
CY8CTMA340-FNI-03T	4.5	256	2	~	-	-	~	~	~	~	~	~	~	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	49 CSP	0598H
CY8CTMA340-LQI-01(T)	3.2	132	2	~	-	-	~	~	~	~	-	-	-	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	36 QFN	0599H
CY8CTMA340-48LQI-01(T)	4.5	256	2	~	-	-	~	~	~	~	-	-	-	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	48 QFN	059AH
CY8CTMA340-FNI-01T	4.5	256	2	~	-	-	~	~	~	~	-	-	-	~	~	1.8	1.71-3.3	2.7-3.3	~	~	~	49 CSP	059BH

## **Ordering Code Definitions**





## **Document Conventions**

#### **Port Nomenclature**

Px[y] describes a particular bit "y" available within an I/O port "x." For example, P4[2] reads "port 4, bit 2."

#### **Bit Field Nomenclature**

z[x:y] describes a particular range of bits "x to y" within a register named "z." For example, TSNV[15:11] refers to bits 15 through 11 within a register named TSNV.

#### Acronyms

Acronym	Description					
ADC	analog-to-digital converter					
CPU	central processing unit					
CSP	chip scale package					
EP	exposed pad					
ESD	electrostatic discharge					
FPC	flexible printed circuit					
GPIO	general purpose input/output					
ILO	internal low speed oscillator					
IMO	internal main oscillator					
ISSP	in-system serial programming					
ITO	indium tin oxide					
I <sup>2</sup> C	inter-integrated circuit					
I/O	input/output					
LCD	liquid crystal display					
LDO	low dropout regulator					
LVD	low voltage detect					
PCB	printed circuit board					
POR	power on reset					
PSoC <sup>®</sup>	Programmable System-on-Chip™					
PWM	pulse width modulator					
QFN	quad flat no-lead					
QVGA	quarter video graphics array					
RF	radio frequency					
SCL	serial I <sup>2</sup> C clock					
SCLK	serial ISSP clock					
SDA	serial I <sup>2</sup> C data					
SDATA	serial ISSP data					
SNR	signal-to-noise ratio					
SPI	serial peripheral interface					
SRAM	static random access memory					
TRM	technical reference manual					
UART	universal asynchronous receiver/transmitter					

#### **Units of Measure**

Symbol	Unit of Measure					
°C	degrees Celsius					
dB	decibels					
fF	femtofarads					
Hz	hertz					
KB	1024 bytes					
Kbit	1024 bits					
kHz	kilohertz					
kΩ	kilohms					
MHz	megahertz					
ΜΩ	megaohms					
μΑ	microamperes					
μF	microfarads					
μH	microhenrys					
μs	microseconds					
μV	microvolts					
μVrms	microvolts root-mean-square					
fF-rms	femtofarads root-mean-square					
μW	microwatts					
mA	milliamperes					
mm	millimeters					
ms	milliseconds					
mV	millivolts					
nA	nanoamperes					
ns	nanoseconds					
nV	nanovolts					
Ω	ohms					
pA	picoamperes					
pF	picofarads					
pp	peak-to-peak					
ppm	parts per million					
ps	picoseconds					
sps	samples per second					
σ	sigma: one standard deviation					
V	volts					

See the Glossary on page 21 for definitions of terms used in this document.



#### Reference Documents

Reference documents are available through your local Cypress sales representative. You can also direct your requests to tsbusdev@cypress.com.

001-55166 – TrueTouch™ Standard Products Platform Technical Reference Manual (TRM). Contains detailed information on communication protocol, modes and registers, power states, and instructions on getting started with supporting tools.

001-49389 - TrueTouch™ Performance Parameters. Contains Cypress touchscreen parameter definitions, justification for parameters, and parameter test methodologies.

001-50467 - TrueTouch™ Touchscreen Module Design Best Practices. A system-level design guide for building a capacitive touchscreen module, covering topics such as touchscreen

traces, shielding, mechanical design, FPC/PCB design, and LCD considerations.

001-56148 - TrueTouch™ Touchscreen Module Integration Best Practices. Describes the best practices to be followed when integrating a touchscreen module into a completed end-product in its final form factor, from completion of touchscreen module bench testing to production readiness.

001-59452 - In-System Serial Programming (ISSP) Protocol for CY8CTMA3xx AN2026D. Contains information and directions for externally programming a CY8CTMA3xx device.

001-59388 - Host Sourced Serial Programming for CY8CTMA3xx AN59388. Contains information and directions for programming a CY8CTMA3xx device from the system host processor.

## Glossary

conversion

scan

ratio (SNR)

**All-Points** Cypress brand name for TrueTouch devices capable of unlimited number of independent finger tracking.

The process of accumulating charge on an internal integration capacitor. Each TX waveform cycle (period) contributes analog integration to the charge accumulation. The accumulation of charge causes the integration capacitor voltage to rise. After analog integration, the integration capacitor voltage is sampled by the ADC.

channel The analog circuitry responsible for measuring capacitance. It contains RX and TX sections and a multiplexer to connect the sense pins to the RX and TX sections. Eight parallel channels are available for capacitance sensing.

The process of measuring the capacitance of a sensor connected to a pin (self capacitance) or capacitance between a pair of sensors connected to different pins (mutual capacitance). The result is a number that can be processed by

the CPU. A conversion result is made available to the CPU after digital integration is complete.

The maximum position error in the core (center) region of the touchscreen, excluding a border around the perimeter of the touchscreen. See Cypress's *TrueTouch™ Touchscreen Controller Performance Parameters* (001-49389) for core accuracy

more information.

digital The process of accumulating ADC samples in a register. integration

mutual The capacitance between two sense pins. This includes the capacitance formed between the intersection of TX and capacitance RX sensors.

The minimum jitter-free resolvable distance expressed in millimeters. See Cypress's TrueTouch™ Touchscreen noise free resolution Controller Performance Parameters (001-49389) for more information.

Receive. A sensor is defined as RX if it connects to a sense pin configured as RX. A sense pin is configured as RX RX

if it is multiplexed to a RX section of a channel. The RX section of a channel is responsible for integrating the charge

received through a sense pin configured as RX.

self The capacitance between one or more sense pins to circuit ground.

The conversion of all sensor capacitances to digital values.

capacitance sense pin A pin that can be multiplexed to the RX or TX sections of a channel.

Parameters (001-049389) for more information.

The ratio between a capacitive finger signal and system noise. See Cypress's Touchscreen Controller Performance signal-to-noise

stackup Layers of materials of different thicknesses in defined order that make up a touchscreen panel.

The period of register initialization after a supply voltage is applied to V<sub>DD</sub>. startup

The time it takes to process the new digital information after a scan and then signal an interrupt to the host. T<sub>PROCESS</sub>

The time between two consecutive frames of touchscreen data available in a data buffer while a finger is present on TREFRESH

the touchscreen. The refresh rate is a sum of T<sub>SCAN</sub>, T<sub>PROCESS</sub>, and T<sub>SLEEP</sub>. The fastest refresh rate is achieved when the sleep time is removed. See Cypress's *TrueTouch™ Touchscreen Controller Performance Parameters* (001-49389) for more information.





The time it takes to convert all intersection capacitances on the touchscreen to digital values, including all analog and digital integration time. TSCAN

The time the device is asleep during T<sub>REFRESH</sub> in order to reduce average power. **TSLEEP** 

Transmit. A sensor is defined as TX if it connects to a sense pin configured as TX. A sense pin is configured as TX if it is multiplexed to a TX section of a channel. The TX section of a channel is responsible for transmitting charge from a sense pin configured as TX. The TX waveform is periodic and toggles between two voltages. TX

Internal digital supply that powers the CPU, SROM, IMO, ILO, and flash. **V<sub>CORE</sub>** 

Document Number: 001-64650 Rev. \*\*



## **Document History Page**

	Document Title: CY8CTMA340 TrueTouch™ Multi-Touch All-Points Touchscreen Controller Document Number: 001-64650									
Revision	ECN	Orig. of Change	Submission Date	Description of Change						
**	3053510	JPX	10/08/2010	New datasheet.						



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

**Products** 

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
Optical & Image Sensing
PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/memory

cypress.com/go/image

cypress.com/go/psoc cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control, or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### CONFIDENTIAL - RELEASED ONLY TO HTC UNDER NONDISCLOSURE AGREEMENT (NDA)

Document Number: 001-64650 Rev. \*\* Revised October 18, 2010 Page 24 of 24

TrueTouch™ and PSoC Designer™ are trademarks and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.