-
Notifications
You must be signed in to change notification settings - Fork 2.3k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[amdgpu] Part1 add codegen #6469
Merged
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
✅ Deploy Preview for docsite-preview ready!
To edit notification comments on pull requests, go to your Netlify site settings. |
galeselee
requested review from
turbo0628,
ailzhang,
jim19930609 and
strongoier
October 28, 2022 10:56
for more information, see https://pre-commit.ci
for more information, see https://pre-commit.ci
galeselee
force-pushed
the
amdgpu_codegen
branch
from
December 31, 2022 04:06
f64f5fb
to
4e20707
Compare
galeselee
force-pushed
the
amdgpu_codegen
branch
from
December 31, 2022 04:11
ff92f83
to
3572eca
Compare
galeselee
force-pushed
the
amdgpu_codegen
branch
from
December 31, 2022 14:36
414953c
to
fc303b8
Compare
jim19930609
approved these changes
Jan 3, 2023
galeselee
changed the title
[amdgpu] Part1 add codegen
[amdgpu] Don't merge part1 add codegen
Jan 4, 2023
galeselee
force-pushed
the
amdgpu_codegen
branch
from
January 4, 2023 05:45
ce4a731
to
f661c52
Compare
for more information, see https://pre-commit.ci
galeselee
changed the title
[amdgpu] Don't merge part1 add codegen
[amdgpu] Part1 add codegen
Jan 10, 2023
quadpixels
pushed a commit
to quadpixels/taichi
that referenced
this pull request
May 13, 2023
Issue: taichi-dev#6434 ### Brief Summary This part contains `CHI IR->LLVM IR` part. Similar to part0, the skeleton of this part is similar to `cuda`. Some important notes are following. 1. `ocml` is the math library like 'libdevice' in `nvidia`. It provides most of the functions we need. Remains such as `sgn`, and `abs` have been completed by hand codes 2. The kernel parameter passing part is different from the `CUDA`. `extra_args` is the only way that could be accepted by `device kernel.` 3. still uses jargon from `nvidia`.(e.g. `sm`, `block` and `grid`) Co-authored-by: pre-commit-ci[bot] <66853113+pre-commit-ci[bot]@users.noreply.github.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Issue: #6434
Brief Summary
This part contains
CHI IR->LLVM IR
part. Similar to part0, the skeleton of this part is similar tocuda
. Some important notes are following.ocml
is the math library like 'libdevice' innvidia
. It provides most of the functions we need. Remains such assgn
, andabs
have been completed by hand codesCUDA
.extra_args
is the only way that could be accepted bydevice kernel.
nvidia
.(e.g.sm
,block
andgrid
)