

October 1987 Revised April 2001

MM74C922 • MM74C923 16-Key Encoder • 20-Key Encoder

General Description

The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have on-chip pull-up devices which permit switches with up to 50 k Ω on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two-key roll-over is provided between any two switches.

An internal register remembers the last key pressed even after the key is released. The 3-STATE outputs provide for easy expansion and bus operation and are LPTTL compatible.

Features


- 50 k Ω maximum switch on resistance
- On or off chip clock
- On-chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- 3-STATE output LPTTL compatible
- Wide supply range: 3V to 15V
- Low power consumption


Ordering Code:

Order Number	Package Number	Package Description
MM74C922WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C922N	N18B	18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C923WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C923N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagrams





Truth Tables


(Pins 0 through 11)

	Switch	0	1	2	3	4	5	6	7	8	9	10	11
F	Position	Y1, X1	Y1, X2	Y1, X3	Y1, X4	Y2, X1	Y2, X2	Y2, X3	Y2, X4	Y3, X1	Y3, X2	Y3, X3	Y3, X4
D													
Α	Α	0	1	0	1	0	1	0	1	0	1	0	1
Т	В	0	0	1	1	0	0	1	1	0	0	1	1
Α	С	0	0	0	0	1	1	1	1	0	0	0	0
0	D	0	0	0	0	0	0	0	0	1	1	1	1
U	E (Note 1)	0	0	0	0	0	0	0	0	0	0	0	0
Т													

(Pins 12 through 19)

Switch		12	13	14	15	16	17	18	19
Position		Y4, X1	Y4, X2	Y4, X3	Y4, X4	Y5(Note 1), X1	Y5 (Note 1), X2	Y5 (Note 1), X3	Y5 (Note 1), X4
D									
Α	Α	0	1	0	1	0	1	0	1
Т	В	0	0	1	1	0	0	1	1
Α	С	1	1	1	1	0	0	0	0
0	D	1	1	1	1	0	0	0	0
U	E (Note 1)	0	0	0	0	1	1	1	1
Т									

Note 1: Omit for MM74C922



Absolute Maximum Ratings(Note 2)

Voltage at Any Pin $V_{CC} - 0.3V$ to $V_{CC} + 0.3V$

Operating Temperature Range

 $\begin{array}{ccc} \text{MM74C922, MM74C923} & -40^{\circ}\text{C to +85}^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to +150}^{\circ}\text{C} \end{array}$

Power Dissipation (P _D)

 $\begin{array}{cc} \text{Dual-In-Line} & 700 \text{ mW} \\ \text{Small Outline} & 500 \text{ mW} \\ \text{Operating V}_{\text{CC}} \text{ Range} & 3\text{V to 15V} \\ \end{array}$

V_{CC} 18V

Lead Temperature

(Soldering, 10 seconds) 260°C

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides

conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоѕ	-	1		L	I
V_{T+}	Positive-Going Threshold Voltage	$V_{CC} = 5V$, $I_{IN} \ge 0.7 \text{ mA}$	3.0	3.6	4.3	V
	at Osc and KBM Inputs	$V_{CC} = 10V$, $I_{IN} \ge 1.4 \text{ mA}$	6.0	6.8	8.6	V
		$V_{CC} = 15V$, $I_{IN} \ge 2.1 \text{ mA}$	9.0	10	12.9	V
V_{T-}	Negative-Going Threshold Voltage	$V_{CC} = 5V$, $I_{IN} \ge 0.7$ mA	0.7	1.4	2.0	V
	at Osc and KBM Inputs	$V_{CC} = 10V$, $I_{IN} \ge 1.4 \text{ mA}$	1.4	3.2	4.0	V
		$V_{CC} = 15V$, $I_{IN} \ge 2.1$ mA	2.1	5	6.0	V
V _{IN(1)}	Logical "1" Input Voltage,	V _{CC} = 5V	3.5	4.5		V
	Except Osc and KBM Inputs	V _{CC} = 10V	8.0	9		V
		V _{CC} = 15V	12.5	13.5	8.6 12.9 2.0 4.0	V
V _{IN(0)}	Logical "0" Input Voltage,	V _{CC} = 5V		0.5	1.5	V
	Except Osc and KBM Inputs	V _{CC} = 10V		1	2 2.5 -5 -20 -45 0.5 1 1.5 1400 700	V
		V _{CC} = 15V		1.5	2.5	V
I _{rp}	Row Pull-Up Current at Y1, Y2,	V _{CC} = 5V, V _{IN} = 0.1 V _{CC}		-2	-5	μА
	Y3, Y4 and Y5 Inputs	V _{CC} = 10V		-10	-20	μА
		V _{CC} = 15V		-22	-45	μΑ
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$	4.5			V
(/		$V_{CC} = 10V, I_{O} = -10 \mu A$	9			V
		$V_{CC} = 15V$, $I_{O} = -10 \mu A$	13.5			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \mu A$			1	V
		$V_{CC} = 15V, I_{O} = 10 \mu A$			1.5	V
R _{on}	Column "ON" Resistance at	$V_{CC} = 5V, V_{O} = 0.5V$		8.0 9 12.5 13.5 0.5 1.5 1 2 1.5 2.5 -2 -5 -10 -20 -22 -45 4.5 9 13.5 0.5 1 1.5 0.5 1 1.5 0.5 1 1.5 0.5 1 1.5 1.5 0.5 1 1.5 1.5 0.5 1 1.5 1.5 1.5 1.5 1.5 1.7 2.6	Ω	
	X1, X2, X3 and X4 Outputs	$V_{CC} = 10V, V_{O} = 1V$			Ω	
		$V_{CC} = 15V, V_{O} = 1.5V$		200	500	Ω
Icc	Supply Current	V _{CC} = 5V		0.55	1.1	mA
	Osc at 0V, (one Y low)	V _{CC} = 10V		1.1	1.9	mA
		V _{CC} = 15V		1.7	2.6	mA
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μА
	at Output Enable					
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μА
. ,	at Output Enable					
CMOS/LP1	TL INTERFACE	-	J.		ı	I
V _{IN(1)}	Except Osc and KBM Inputs	V _{CC} = 4.75V	V _{CC} - 1.5			V
V _{IN(0)}	Except Osc and KBM Inputs	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$I_{O} = -360 \mu A$				
, ,		V _{CC} = 4.75V	2.4			V
		$I_{O} = -360 \mu A$			l	

DC Electrical Characteristics (Continued)

Parameter	Conditions	Min	Тур	Max	Units
Logical "0" Output Voltage	$I_{O} = -360 \mu\text{A}$				
	$V_{CC} = 4.75V$			0.4	V
	$I_O = -360~\mu\text{A}$				
RIVE (See Family Characteristics Data	Sheet) (Short Circuit Current)			•	
Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V,$	-1.75	-3.3		mA
(P-Channel)	$T_A = 25^{\circ}C$				
Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V,$	-8	-15		mA
(P-Channel)	$T_A = 25^{\circ}C$				
Output Sink Current	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$,	1.75	3.6		mA
(N-Channel)	$T_A = 25^{\circ}C$				
Output Sink Current	$V_{CC} = 10V$, $V_{OUT} = V_{CC}$,	8	16		mA
(N-Channel)	$T_A = 25^{\circ}C$				
	Logical "0" Output Voltage RIVE (See Family Characteristics Data Output Source Current (P-Channel) Output Source Current (P-Channel) Output Sink Current (N-Channel) Output Sink Current	$\label{eq:logical} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


AC Electrical Characteristics (Note 3) $T_A = 25^{\circ}\text{C}, \ C_L = 50 \ \text{pF}, \ \text{unless otherwise noted}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time to	C _L = 50 pF (Figure 1)				
	Logical "0" or Logical "1"	$V_{CC} = 5V$		60	150	ns
	from D.A.	V _{CC} = 10V		35	80	ns
		$V_{CC} = 15V$		25	60	ns
t _{0H} , t _{1H}	Propagation Delay Time from	R _L = 10k, C _L = 10 pF (Figure 2)				
	Logical "0" or Logical "1"	$V_{CC} = 5V$, $R_L = 10k$		80	200	ns
	into High Impedance State	$V_{CC} = 10V, C_L = 10 pF$		65	150	ns
		V _{CC} = 15V		50	110	ns
t _{H0} , t _{H1}	Propagation Delay Time from	R _L = 10k, C _L = 50 pF (Figure 2)				
	High Impedance State to a	$V_{CC} = 5V, R_L = 10k$		100	250	ns
	Logical "0" or Logical "1"	$V_{CC} = 10V, C_L = 50 pF$		55	125	ns
		V _{CC} = 15V		40	90	ns
C _{IN}	Input Capacitance	Any Input (Note 4)		5	7.5	pF
C _{OUT}	3-STATE Output Capacitance	Any Output (Note 4)		10		pF

Note 3: AC Parameters are guaranteed by DC correlated testing.


Note 4: Capacitance is guaranteed by periodic testing.


Switching Time Waveforms



T1 \approx T2 \approx RC, T3 \approx 0.7 RC, where R \approx 10k and C is external capacitor at KBM input.


FIGURE 1.







Typical Performance Characteristics

Typical I_{rp} vs V_{IN} at Any Y Input $\frac{30}{7}$ $\frac{7}{10}$ $\frac{25}{10}$ $\frac{7}{10}$ $\frac{25}{10}$ $\frac{7}{10}$ $\frac{7}{10$









Typical Applications

Synchronous Handshake (MM74C922)



The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz $\,$

Synchronous Data Entry Onto Bus (MM74C922)




Outputs are enabled when valid entry is made and go into 3-STATE when key is released.

The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz $\,$

Asynchronous Data Entry Onto Bus (MM74C922) MM74C922 X4 KBM Х3 X2 Х1 TO DATA BUS Υ1 C Y2 DATA AVAILABLE Υ3 γ4 osc 0E 1/6 74004

Outputs are in 3-STATE until key is pressed, then data is placed on bus. When key is released, outputs return to 3-STATE.

Expansion to 32 Key Encoder (MM74C922)



Theory of Operation

The MM74C922/MM74C923 Keyboard Encoders implement all the logic necessary to interface a 16 or 20 SPST key switch matrix to a digital system. The encoder will convert a key switch closer to a 4(MM74C922) or 5(MM74C923) bit nibble. The designer can control both the keyboard scan rate and the key debounce period by altering the oscillator capacitor, $C_{\rm OSE}$, and the key bounce mask capacitor, $C_{\rm MSK}$. Thus, the MM74C922/MM74C923's performance can be optimized for many keyboards.

The keyboard encoders connect to a switch matrix that is 4 rows by 4 columns (MM74C922) or 5 rows by 4 columns (MM74C923). When no keys are depressed, the row inputs are pulled high by internal pull-ups and the column outputs sequentially output a logic "0". These outputs are open drain and are therefore low for 25% of the time and otherwise off. The column scan rate is controlled by the oscillator input, which consists of a Schmitt trigger oscillator, a 2-bit counter, and a 2-4-bit decoder.

When a key is depressed, key 0, for example, nothing will happen when the X1 input is off, since Y1 will remain high. When the X1 column is scanned, X1 goes low and Y1 will go low. This disables the counter and keeps X1 low. Y1


going low also initiates the key bounce circuit timing and locks out the other Y inputs. The key code to be output is a combination of the frozen counter value and the decoded Y inputs. Once the key bounce circuit times out, the data is latched, and the Data Available (DAV) output goes high.

If, during the key closure the switch bounces, Y1 input will go high again, restarting the scan and resetting the key bounce circuitry. The key may bounce several times, but as soon as the switch stays low for a debounce period, the closure is assumed valid and the data is latched.

A key may also bounce when it is released. To ensure that the encoder does not recognize this bounce as another key closure, the debounce circuit must time out before another closure is recognized.

The two-key roll-over feature can be illustrated by assuming a key is depressed, and then a second key is depressed. Since all scanning has stopped, and all other Y inputs are disabled, the second key is not recognized until the first key is lifted and the key bounce circuitry has reset.

The output latches feed 3-STATE, which is enabled when the Output Enable (\overline{OE}) input is taken low.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) .895±.005 [22.73±0.13] **©** .018 [0.44 TYP] .250±.005 [6.35±0.13] © .070 [1.78] .045 [1.14] .310±.010 [7.87±0.25] ◎ .132 ±.005 [3.35±0.13] [5.33] .015 MIN [0.38] .100 [2.54] .150 [3.81 .115 [2.92] .300 .022 [0.56] .014 [0.36] .430 MAX .001[.025] M .060 MAX [1.52] $.010^{+.005}_{-.000} \left[.254^{+0.13}_{-.0.00} \right]$

- NOTES:
 A. CONFORMS TO JEDEC REGISTRATION MS-001, VARIATIONS AC, DATED 6/1993.
 B. CONTROLLING DIMENSIONS ARE IN INCHES REFERENCE DIMENSIONS ARE IN MILLIMETERS.


 (©) DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCHES OR 0.25MM.

 (D) DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED .010 INCHES OR 0.25MM.

 E. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

N18BrevA

18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N18B



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com