



RAM Read Timing (max)



RAM Write Timing (max)



MCU External Memory Interface (EMI) Timing Parameters			
SYSCLK	14.7456MHz	Period	6.78168E-08
EMI Parameter	Pulse Width Extension Factor	Total Pulse Width (sec.)	Description
TALEH	4	2.71267E-07	Address/Control latch enable high time
TALEL	4	2.71267E-07	Address/Control latch enable low time
TACS	3	2.03451E-07	Address/Control setup time
TACW	12	8.13802E-07	Address/Control pulse width for /WR & /RD
TACH	3	2.03451E-07	Address/Control hold time

RAM Timing		SIZE	FSCM NO	DWG NO	REV
DRAWN	TBL			Figure 6: RAM Timing	1.0
ISSUED	7/27/2008	SCALE	1 : 1	SHEET	36 OF 45