

digital

R X01
Engineering Drawings
Digital Equipment Corporation

The material herein is for information purposes only
and is subject to change without notice. Digital
Equipment Corporation assumes no responsibility for
any errors which may appear herein.

These drawings and specifications herein are the
property of Digital Equipment Corporation and shall
not be reproduced or copied or used in whole or in
part as the basis for the manufacture or sale of items
without written permission.

Copyright © 1975, Digital Equipment Corporation



DRAWING DIRECTORY

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

CUSTOMER PRINT SET INDEX

SEQUENCE	7F	7F	7F
RX01 FLOPPY DISK DRIVE	B-DD-RX01-Ø		
FLOPPY DISK CONTROL BOARD	D-CS-M7726-Ø-1		
RX01 FIRMWARE LISTING	K-SP-RX01-O-2		
READ/WRITE CONTROL BOARD	D-CS-M7727-Ø-1		
H771 POWER SUPPLY	B-DD-H771-Ø		
PLENUM/FAN ASSY. (OLD STYLE)	B-DD-7Ø135Ø3-Ø		
PLENUM/FAN ASSY. (NEW STYLE)	B-DD-7015622-Ø		

SEQUENCE
7F

THIS IS PRINT SET


UNIT VARIATIONS		PRINT SET
VAR	TITLE	
RX01-AA	SINGLE FLOPPY DISK, 115V, 6Ø HZ	X
RX01-AC	SINGLE FLOPPY DISK, LOW V, 5ØHZ	X
RX01-AD	SINGLE FLOPPY DISK, HIGH V, 5ØHZ	X
RX01-BA	DUAL FLOPPY DISK, 115V, 6Ø HZ	X
RX01-BC	DUAL FLOPPY DISK, LOW V, 5ØHZ	X
RX01-BD	DUAL FLOPPY DISK, HIGH V, 5ØHZ	X
RX01-CA	ONE REPLACE DRIVE, 6Ø HZ	X
RX01-CC	ONE REPLACE DRIVE, 5Ø HZ	X
RX01-DA	RX01-BA W/O BEZEL ASSY	X
RX01-DC	RX01-BC W/O BEZEL ASSY	X
RX01-DD	RX01-BD W/O BEZEL ASSY	X
RX01-FA	RX01-AA W/O PLENUM ASSY	X
RX01-FC	RX01-AC W/O PLENUM ASSY	X
RX01-FD	RX01-AD W/O PLENUM ASSY	X
RX01-HA	RX01-BA W/O PLENUM ASSY	X
RX01-HC	RX01-BC W/O PLENUM ASSY	X
RX01-HD	RX01-BD W/O PLENUM ASSY	X
RX01-JA	RX01-DA W/O PLENUM ASSY	X
RX01-JC	RX01-DC W/O PLENUM ASSY	X
RX01-JD	RX01-DD W/O PLENUM ASSY	X
RX01-LA	RX01-BA FOR VX78 (BC80D)	X
RX01-LC	RX01-BC FOR VX78 (BC80D)	X
RX01-LD	RX01-BD FOR VX78 (BC80D)	X
RX01-VA	RX01 SINGLE FOR KC780 115, 60HZ	X
RX01-VC	RX01 SINGLE FOR KC780 LOW V, 50HZ	X
RX01-VD	RX01 SINGLE FOR KC780 HIGH V, 50HZ	X

REVISIONS	CHG. NO.	REV	A	B	C	D	E	F	G	H	USED ON OPTION/MODEL	DRN. W. McCarthy	DATE 2/3/75	TITLE			
			6-76 RX01-2	7-76 RX01-3	12-76 RX01-6	5-77 RX01-8	12-77 RX01-12	6-78 RX01-13	7-78 RX01-M12								
											RX01	CHKD. McCarthy	DATE 5/29/75	RX01 FLOPPY DISK DRIVE			
											LS111	PROJ. ENG. O. L. J. [initials]	DATE 1/29/75				
												PROD. J. Miller	DATE 1/3/75	SIZE B	CODE DD	NUMBER RX01-Ø	REV H
												FIELD/SERV. R. Miller	DATE 1/12/75	DISC			

DEC 16 1975 100214-972

DRB 106

MC




MECHANICAL				ELECTRICAL								
MFG. SET	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	MFG. SET	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	
	1 E-UA-RX01-0-0	5	RX01 FLOPPY DISK DRIVE ASSY			X	1 B-DD-RX01-0	#	3	RX01 FLOPPY DISK DRIVE		
	B-PL-RX01-0-0		RX01 FLOPPY DISK DRIVE ASSY(PL)				1 C-MD-7413350-0-0	1	1	SHIPPING BRACKET		
	E-IA-7412666-0-0	1	COVER, TOP									
	D-IA-7010646-0-0	1	CABLE, EXTENSION, RX01									
	C-IA-7008612-0-0	1	CABLE, KEYBOARD			C	A-SP-RX01-0-1	34		RX01 ENGINEERING SPECIFICATION		
	D-UA-BC05I-0-0	1	CABLE, JUMPER				K-SP-RX01-0-2			RX01 FIRMWARE LISTING		
	D-IA-7010696-0-0	1	HARNESS, VOLTAGE VARIATION									
			BRACKET, SHIPPING, RX01									
	C-MD-7409479-0-0	1	PLATE, PRESSURE				12 A-SP-3700185-1			PACK INSTR W/O BEZEL		
	C-MD-5509081-0-0	1	PANEL, LIGHT (RX01)				A-PS-9905183			LAMINATED BUILDUP		
							A-PS-9905710-0-0			REGULAR SLOTTED CARTON		
							A-PS-9905712-0-0			PLYWOOD SUPPORT FIXTURE		
							A-PS-9905713-0-0			SCORED SHEET		
	2 D-IA-7010679-0-0	1	CHASSIS W/HINGE				A-PS-9905729-0-0			CARTON SEALING TAPE		
	E-IA-7412665-0-0	1	CHASSIS, FLEXIBLE DISK DRIVE									
	C-MD-7413236-0-0	1	HINGE, LOGIC									
	3 D-AD-7010721-0-0	1	RX01 BEZEL ASSY			X	7 D-CS-M7727-0-1	*	6	READ/WRITE CONTROL BOARD		
	E-MD-7414506-0-0	1	BEZEL, RX01				D-IA-5011370-0-0	1		ETCHED CIRCUIT BOARD (M7727)		
	A-PS-3612317-0-0	1	LOGO, RX01									
	4 D-IA-7413002-0-0	1	PLATE, FRONT, SINGLE DRIVE			X	8 D-CS-M7726-0-1	#	9	FLOPPY DISK CONTROL BOARD		
	C-SS-7413002-0-1	1	SILK SCREEN, SINGLE DRIVE				A-SP-M7726-0-7	3		ACCEPTANCE TEST PROCEDURE		
	5 D-IA-7412853-0-0	1	PLATE, FRONT, DUAL DRIVES									
	C-SS-7412853-0-1	1	SILK SCREEN, DUAL DRIVE				9 A-SP-3700185-0-0			PACKAGING INST. INTERPLANT		
							A-PS-9905710-0-0			REGULAR SLOTTED CARTON		
							A-PS-9905711-0-0			ONE PIECE FOLDER		
C	6 B-DD-H771-0	*	3 H771 POWER SUPPLY				A-PS-9905712-0-0			PLYWOOD SUPPORT FIXTURE		
	C-MD-7413350-0-0						A-PS-9905713-0-0			SCORED SHEET		
X	11 B-DD-7013503-0-0	3	PLENUM/FAN ASSY (OLD STYLE)				A-PS-9905729-0-0			CARTON SEALING TAPE		
	13 B-DD-7013077-0	3	FLEXIBLE DISK DRIVE				10 A-SP-3700193-0-0			PACKAGING INST. CUSTOMER		
							A-PS-9905741-0-0			FULL TELESCOPE CAP		
	14 B DD 7014300-0	3	FLEXIBLE DISK DRIVE				A-PS-9905740-0-0			FOAM PAD		
							A-PS-9905739-0-0			LAMINATED BUILDUP		
	15 A-PS-3012304-0-0	14	FLEXIBLE DISK DRIVE				A-PS-9905734-0-0			PLASTIC STRAPPING		
	16 B-DD-7015622-0-0	2	PLENUM/FAN ASSY NEW STYLE									
CUSTOMER PRINT SET CODES	X = PRINT OF DOCUMENT INCLUDED IN PRINT SET C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED				TITLE	RX01 FLOPPY DISK DRIVE			SHEET 3 OF 3	SIZE CODE B DD	NUMBER RX01-0	REV H

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 119 DIGITAL EQUIPMENT CORPORATION

NOTES


1. (C) REPRESENTS A $\frac{1}{8}$ DIA PAD LOCATED ON SIDE 2
 2. UNLESS OTHERWISE SPECIFIED
 - A. ALL RESISTORS ARE $\frac{1}{4}$ W, $\pm 5\%$
 - B. ALL UNUSED PINS FOR J1 ARE TIED TO GND
 3. INSTALL JUMPER W1 AFTER MODULE TEST
 4. MOUNT E67 $\frac{1}{8}$ " ABOVE SURFACE OF MODULE



23-XXXXA2	8	16
2102	9	10
0640	1	0
74175	8	16
74174	8	16
74161	8	16
74194	8	16
74123	8	16
74H103	11	4
74H106	13	5
7489	8	16
74150	12	24
7442	8	16
8266	8	16
74193	8	16
74154	12	24
IC TYPE	QND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14
RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS



THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART WITHOUT WRITTEN PERMISSION OF THE MANUFACTURER OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

PARTS LIST			
QTY	REF DESIGNATION	DESCRIPTION	PART NO.
1	REF	X-Y COORDINATE HOLE LOCATION	K-CO-M7726-04
1	REF	ASSY/DRILLING HOLE LAYOUT	D-AN-M7726-0-5
1	E01	MODULE ECO HISTORY	B-MH-M7726-0-6
1		ETCHED CIRCUIT BOARD	S011390
1	J3	RECEP 36 PIN(BEWOEK)	B-MD-5509 071-1
1	J2	I.C. SOCKET, 16 PIN GOLD, LOW PROFILE	1211813-02
1	R37	RES 10Ω 1/4W 5% CC	1300479-00
8	C 94, C96 - C102	CAP 6.8μF 35V 10% S.TANT	1005306-00
93	C1 - C93	CAP .01μF 50V AXIAL CER	1001610-00
1	C95	CAP 12PF 100V 5%	1002087-00
3	D1 - D3	DIODE IN4004	1105796-00
1	D4	DIODE IN746A 3.3V 5%	1104860-00
1	R 39	RES 10Ω 1/2W 5% CC	1300228-00
3	J4	HEADER, 2PIN (MALE)	1212204-00
8	R2, R4, R6, R8, R10	RES 47Ω 1/4W 5% CC	1300316-00
	R12, R14, R16		
8	R27, R29, R31, R47, R52	RES 39Ω 1/4W 5% CC	1300309-00
	R43, R44, R45		
5	R1, R29 - R51, R57	RES 3K 1/4W 5% CC	1300432-00
5	R26, R28, R30, R36	RES 10Ω 1/4W 5% CC	1301322-00
	R42, R44, R46, R48, R53		
8	R3, R5, R7, R9, R11	RES 82Ω 1/4W 5% CC	1301775-00
	R13, R15, R17		
1	R35	RES 30Ω 1/4W 5% CC	1301425-00
8	R18 - R25	RES 2K 1/4W 5% CC	1302388-00
1	R34	RES 26Ω 1/4W 1% MF	1302873-00
7	R36	RES 28Ω 1/4W 1% MF	1305124-00
1	R40	RES 8.2K 1/4W 5% CC	1303179-00
3	R54 - R56	RES 1K 1/4W 5% CC	1300365-00
1	G2	TRANS MXA905	1510705-00
1	G1	TRANS MXA955	1510706-00
1	E19, E20, E21, E29	I.C. 7474	1905547-00
5	E90		
3	E9, E57, E59	I.C. 7400	1905575-00
2	E93, E60	I.C. 7410	1905576-00
1	E75	I.C. 7450	1905580-00
1	E55	I.C. 74H20	1905635-00
1	E54	I.C. 7402	1909004-00
2	E68, E72	I.C. 74H00	1909056-00
2	E56, E70	I.C. 74H11	1909267-00
5	E58, E69, E78, E79, E82	I.C. 74H74	1909667-00
2	E64, E76	I.C. 7404	1909686-00
1	E39	I.C. 74154	1909701-00
2	E1, E2	I.C. 8861	1909705-00
1	E61	I.C. 74H04	1909931-00
2	E74, E92	I.C. 7486	1910011-00
4	E88, E89, E90, E91	I.C. 74193	1910018-00
2	E27, E37	I.C. 8266	1909934-00
1	E22	I.C. 7482	1910046-00
1	E65	I.C. 7437	1910091-00
1	E49	I.C. 74150	1910153-00
2	E11, E12	I.C. 7468	1910155-00
2	E97, E98	I.C. 7489	1910396-00
1	E50	I.C. 74H10G	1910408-00
3	E80, E81, E87	I.C. 74H103	1910409-00
1	E42	I.C. 74123	1910436-00

REVISED
CHK. CHANGE NO. REV.

PARTS LIST			
REF	REF DESIGNATION	DESCRIPTION	PART NO.
2	E45, E46	I.C. 74194	1910623-00
8	E23, E24, E25, E26 E30, E31, E32, E36	I.C. 74161	1910650-01
3	E84, E85, E86	I.C. 74174	1910652-00
1	E53	I.C. 7427	1910878-00
3	E28, E38, E44	I.C. 74175	1910651-00
2	E19, E20	I.C. 8640	1911469-00
1	E33	I.C. 2102 600 NS	2111318-02
			59
6	E35, E39, E62, E63 E73, E83	SPARE IC SPACES	60
1	E67	CRYSTAL OSCILLATOR 20MHZ	1811660-00
4	E41, E71, E93, E52	I.C. 74574	1910544-00
1	E51	I.C. 74H10	1909057-00
1	E77	I.C. 74H40	1908586-00
			65
NR	750 AWG SOLID WIRE (REL.)	9108440-55	66
1	J1	CONN 40PIN RT ANG HDR	1209941-02
1	(J1)	LATCH, LEFT FOR RT ANG HDR	1209941-03
1	(J1)	LATCH, RIGHT FOR RT ANG HDR	1209941-04
1	E13	I.C. 256X4 ROM FLD0L	23111A2
1	E3	I.C. 256X4 ROM FLD0H	23421A2
1	E14	I.C. 256X4 ROM FLD1L	23257A2
1	E4	I.C. 256X4 ROM FLD1H	23258A2
1	E15	I.C. 256X4 ROM FLD2L	23115A2
1	E5	I.C. 256X4 ROM FLD2H	23116A2
1	E16	I.C. 256X4 ROM FLD3L	23117A2
1	E6	I.C. 256X4 ROM FLD3H	2310A2
1	E17	I.C. 256X4 ROM FLD4L	23259A2
1	E7	I.C. 256X4 ROM FLD4H	23260A2
1	E18	I.C. 256X4 ROM FLD5L	23121A2
1	E8	I.C. 256X4 ROM FLD5H	23122A2
1	R33	RES 15Ω 1/4W 5% CC	1300250-00

SPARE I.C. GATES			
TYPE	LOCATION	PINS	DESCRIPTION
74H04	E61	12	INVERTER
74H04	E64	12, 13	INVERTER
74H04	E76	12, 13	INVERTER
7408	E51	1, 2, 3, 8, 9, 10	2 INPUT AND
74H00	E72	1, 2, 3, 8, 9, 10	2 INPUT NAND
7437	E65	8, 9, 10	2 INPUT NAND BUFFER
8851	E82	8, 9, 10	2 INPUT NAND OC.
74H10	E51	3, 4, 5, 6	3 INPUT NAND
74H20	E77	1, 2, 4, 5, 6	4 INPUT NAND BUFFER
7402	E84	4, 5, 6	2 INPUT NOR
8640	E66	2, 6, 7, 11, 12, 13, 14, 15	2 INPUT NOR RCVR
7427	E53	1, 2, 12, 13	3 INPUT NOR
7406	E92	4, 5, 6	2 INPUT XOR
7486	E74	1, 2, 3, 4, 5, 6	2 INPUT XOR
74574	E93	1, 2, 3, 4, 5, 6	DTYPE FLIP FLOP
74H106	E88	6, 7, 8, 9, 14, 15, 16	JK FLIP FLOP
74123	E42	1, 2, 3, 4, 8, 9, 14, 15	ONE SHOT

ALLOWABLE SUBSTITUTIONS			
PREFERRED	REPLACEMENT	TYPE	P.N.
7409	48	1910396-00	3101A
7409	48	1910396-00	8225
			191162-00

TITLE		FLOPPY DISK CONTROLLER	SIZE CODE	NUMBER	REV.
SCALE	↔	SHEET 2 OF 9	DIST.	DCS M7726-0-1	J

"THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

D

D

C


C

B

B

A

A



REVISIONS		
CHK	CHANGE NO.	REV.

8080 rev. B

8

7

6

5

4

3

2

1


SCALE SHEET 3 OF 9 DIST. 1

TITLE FLOPPY DISK CONTROLLER (D3) SIZE CODE DCS M7726-0-1 REV. J

NUMBER DCS M7726-0-1

REV. J

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.


TITLE FLOPPY DISK
CONTROLLER (D4) SIZE CODE NUMBER
DCS M7726-0-1 REV. J

SCALE 1 → SHEET 4 OF 9 DIST.


"THE DRAWINGS AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



TITLE	FLOPPY DISK CONTROLLER (D5)	SIZE/CODE	NUMBER	REV.
SCALE	5	D C S M 7726-0-1		J
SHEET 5 OF 5		PRINT.		



THE DRAWINGS AND SPECIFICATIONS HERIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHN	CHANGE NO.	REV.

1

FLOPPY DISK
CONTROLLER

SIZE CODE

DCS


M7726-0-1

NUMBER
1

REV.
J

1

"THIS DRAWING AND SPECIFICATIONS, HEREBY, ARE
PROPERTY OF ERIEZ EQUIPMENT COMPANY,
SHALL NOT BE REPRODUCED OR COPIED OR USED
OR IN PART AS THE BASIS FOR THE MANUFACTURE
OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT ©1974 ERIEZ EQUIPMENT COMPANY



REVISIONS

4164

13
12 7437 EEC 11 INIT + PC A

TITLE FLOPPY DISK
CONTROLLER (D8)

CODE	NUMBER
CSM	M7726-Ø-1

REV.
J

4

3



2

REV.

KSP

RX01-0-2

SIZE CODE

NUMBER

2

1

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT ©

1976 DIGITAL EQUIP. CORP.

B

B



FIRST USED ON OPTION MODEL		QTY.	DESCRIPTION		PART NO.	ITEM NO.
RX01						
PARTS LIST						
DRN	<i>M. Morris</i>	DATE	digital EQUIPMENT CORPORATION			
CHK'D	<i>J. Miller</i>	DATE	MAYNARD, MASSACHUSETTS			
ENG	<i>P. Hutchinson Th.</i>	DATE	TITLE			
PROJ. ENG.	<i>John & Yvonne</i>	DATE	FLOPPY CONTROLLER			
PROD.	<i>Jack Miller QRM</i>	DATE	FIRMWARE			
NEXT HIGHER ASSEMBLY						
SCALE		SIZE CODE		NUMBER		REV.
SHEET 1 OF 1		K SP		RX01-0-2		
DIST.						

REVISIONS	CHANGE NO.	REV.

DEC FORM NO
DRB 109

4

3



2

1

```
1          /RX01 FLOPPY CONTROLLER FIRMWARE
2
3
4          /THIS SYMBOL TABLE REPLACES THE NORMAL PAL SYMBOL TABLE AND DEFINES
5          /THE INSTRUCTIONS POSSIBLE BY THE RX01 CONTROLLER
6
7
8
9
10         /DO INSTRUCTIONS
11
12
13
14         0002 SET=2
15         0000 CLR=0
16         0002 ONE=2
17         0000 ZERO=0
18
19         3002 IOB2=0           /INTERFACE=DISK BUSS OUTPUT BUFFER
20         0004 IOB1=4
21         0010 IOB2=10
22         0014 IOB3=14
23         0020 IOB4=20
24         0024 IOB5=24
25         0030 IOB6=30
26
27         0000 INTERF=CLR IOB0
28         0002 DISK=SET IOB0           /IOB0 SELECTS EITHER INTERFACE OR DISK BUSS. CLR= INTERFACE
29                               /SET=DISK
30
31         0024 ERR=IOB1
32         0010 XREQ=IOB2
33         0014 IOOUT=IOB3
34         0020 DONE=IOB4
35         0024 SHIFT=IOB5
36         0030 SECDAT=IOB6           /INTERFACE BUFFER DEFINITIONS
37                               /SET TO INDICATE THAT AN RX01 ERROR HAS OCCURED
38                               /SET TO REQUEST AN RX01 WORD TRANSFER
39                               /DIRECTION FOR DATA LINE. SET=TO INTERFACE
40                               /SET TO INDICATE RX01 READYNES TO ACCEPT A COMMAND
41                               /SHIFT FOR DATA LINE
42                               /SELECTS SOURCE FOR DATA OUT OF CONTROLLER ON DATA LINE
43                               /SET=SECTOR BUFFER   CLR=SHIFT REGISTER MOST SIG BIT
44
45         0024 WGATE=IOB1
46         0010 STPHD=IOB2
47         0014 HDOUT=IOB3
48         0020 EGATE=IOB4
49         0024 LJWCUR=IOB5           /DISK BUFFER DEFINITIONS
50                               /WRITE CURRENT ENABLE WHEN SET
51                               /HEAD STEP. TWO PULSES REQUIRED FOR EACH TRACK
52                               /DIRECTION OF HEAD MOTION
53                               /ERASE CURRENT ENABLE
54                               /SPECIFIES WRITE CURRENT LEVEL
55
56         0034 UNIT=34           /SELECTS ONE OF TWO DRIVES. UNIT (ZERO)(ONE)
57
58         0040 UNHD=40
59         0042 LHHD=42           /DEACTIVATES HEAD LOAD SOLONOID OF SELECTED DRIVE
60                               /ACTIVATES HEAD LOAD SOLONOID OF SELECTED DRIVE
61
62         0044 BAR=44
63         0001 LONG=1
64         0000 SHORT=0
65         0002 INCR=2           /SECTOR BUFFER ADDRESS REGISTER CONTROL
66                               /FORMAT: CLR BAR (SHORT)(LONG)
67                               /SHORT PRESETS FOR COUNT OF 1024
68                               /LONG PRESETS FOR COUNT OF 4096
69                               /FORMAT: INC# BAR    INCREMENT THE BUFFER ADDRESS REG.
```

```
56
57         0050 WRTBUF=50           /SECTOR BUFFER WRITE CLOCK
58         0003 START=3
59         2200 FIN=2           /FORMAT: (ST#AT)(FIN) WRTBUF
60                               /A 750NS MINIMUM PULSE IS REQUIRED
61
62         0054 CRC=54           /CRC REGISTER CONTROL
63                               /FORMAT: CRC (ONE)(ZERO)  SPECIFIES DATA TO
64                               /BE JAMMED INTO CRC GENERATOR/CHECKER
65         0257 PRECRC=57
66         0055 DATCRC=55           /RESETS CRC REG TO ALL ONES
67                               /SHIFTS SEPERATED DATA INTO CRC CIRCUIT
68
69         0060 FLAG=60
70         0022 ON=2
71         0001 OFF=1
72         0003 TOG=3           /GENERAL PURPOSE FLAG CONTROL
73                               /FORMAT: FLAG (ON)(OFF)(TOG)
74
75         0064 LSP=64
76
77         0070 LCT=70           /LOAD COUNTER WITH CONTENTS OF NEXT ROM LOCATION
78         0071 ESP=71
79         0073 ICT=73           /LOAD COUNTER WITH CONTENTS OF OPEN SCRATCHPAD
80                               /INCREMENT COUNTER
81
82         0074 FCTATE=74           /SHIFT REGISTER CONTROL
83                               /FORMAT: ROTATE(ONE)(ZERO)
84                               /SHIFTS SHIFT REG TOWARDS MOST SIGNIFICANT BIT
85                               /*WHILE INSERTING A ONE OR ZERO INTO THE LEAST
86                               /SIGNIFICANT BIT
87
88         0075 LSR=75
89         0077 DATSR=77           /LOAD SHIFT REGISTER WITH CONTENTS OF COUNTER
90                               /SHIFT REG TO#ARDS MSB WHILE INSERTING SEPERATED
91                               /DATA INTO LS#
```

87
 88
 89 /BRANCH INSTRUCTIONS AND CONDITIONS
 90
 91
 92 0120 BR=100 /FORMAT: BR COND (T)(F)(ONE)(ZERO)
 93 /IF CONDITION IS MET, A BRANCH IS MADE WITHIN
 94 /THE CURRENT FIELD USING THE CONTENTS OF THE
 95 /NEXT ROM LOCATION AS THE BRANCH ADDRESS
 96 /IF THE CONDITION IS NOT MET, THE NEXT ROM LOCATION
 97 /IS IGNORED AND THE FOLLOWING INSTRUCTION IS EXECUTED
 98 2320 WBR=300 /FORMAT: WBR COND (T)(ONE)
 99 /THE COUNTER IS INCREMENTED WITH EVERY EXECUTION OF
 100 /THIS INSTRUCTION. THE WBR IS REPEATEDLY
 101 /EXECUTED UNTIL EITHER THE COUNTER OVERFLOWS OR
 102 /THE CONDITION IS MET. IF THE CONDITION IS MET
 103 /THE BRANCH IS MADE. IF THE COUNTER OVERFLOWS
 104 /THE BRANCH ADDRESS IS IGNORED AND THE NEXT INSTRUCTION
 105 /IS EXECUTED
 106 0200 F=ZERO /REQUIRES THE CONDITION TO BE FALSE
 107 0202 T=ONE /REQUIRES THE CONDITION TO BE TRUE
 108 0201 IND=1 /IF APPENDED TO THE JUMP, BR OR WBR INSTRUCTION,
 109 /CAUSES THE BRANCH ADDRESS TO BE TAKEN FROM THE
 110 /OPEN SCRATCHPAD RATHER THAN FROM THE NEXT ROM LOCATION
 111
 112 0400 PUNSP /WHEN ASSERTED INDICATES THAT THE INTERFACE HAS
 113 /SERVICED A TRANSFER REQUEST, OR THAT A COMMAND
 114 /IS PENDING
 115 0204 IOB30T=4 /INTERF/DISK OUTPUT BUFFER BIT 3
 116 0210 DATAIN=10 /BIDIRECTIONAL DATA LINE BETWEEN INTERFACE AND CONTROLLER
 117 0214 INDx=14 /DRIVE INDEX LATCH
 118 0226 SR7=20 /SHIFT REGISTER MOST SIGNIFICANT BIT
 119 0224 COFL=24 /OVERFLOW (ALL ONES) OF THE COUNTER
 120 0232 CRC16=30 /BIT 16 OF CRC GENERATOR/CHECKER
 121 0234 HOME=34 /TRACK ZERO OF SELECTED DRIVE ADDED WITH HEAD
 122 /DIRECTION BEING OUT
 123 0242 WRTEN=40 /WRITE ENABLED STATUS OF THE SELECTED DRIVE
 124 0244 SEPCLK=44 /SEPARATED CLOCK FROM DISK DATA
 125 0250 XIBIT=50 /ASSERTED IF INTERFACE TRANSFERS ARE TO BE AS
 126 /12 BIT WORDS RATHER THAN 8 BIT BYTES
 127 0254 DEQSR7=54 /SEPARATED DATA EQUAL TO SHIFT REG BIT 7
 128 0262 BAROFL=60 /OVERFLOW CONDITION (ALL ONES) OF THE SECTOR BUFFER
 129 /ADDRESS REGISTER
 130 0264 UCQSH=64 /MISSING CLOCK EQUAL TO SHIFT REG BIT 7
 131 0270 BDATA0=70 /OUTPUT OF SECTOR BUFFER
 132 0274 FLAG0=74 /STATE OF GENERAL PURPOSE FLAG

135
 136 /SCRATCHPAD REGISTER SELECTION
 137
 138 0280 OPENx=20F /FORMAT: OPEN x WHERE x IS ONE OF THE SCRATCHPAD REG
 139 /THIS INSTRUCTION MAKES THE NAMED SCRATCHPAD
 140 /ACCESSABLE VIA THE LSP AND ESP COMMANDS
 141
 142 028H R7=24 /DEFINITIONS OF SCRATCHPADS BY REG
 143 0298 R1=4 /
 144 02A0 R2=10 /
 145 02A4 R3=14 /
 146 02B0 R4=20 /
 147 02B4 R5=24 /
 148 02B8 R6=30 /
 149 02C0 R7=34 /
 150 02C4 R8=40 /
 151 02C8 R9=44 /
 152 02D0 R10=50 /
 153 02D4 R11=54 /
 154 02D8 R12=60 /
 155 02E0 R13=64 /
 156 02E4 R14=70 /
 157 02E8 R15=74 /
 158 02F0 CURTK0=R0 /DEFINITION OF SCRATCHPADS BY PNEUMONICS
 159 02F4 CURTK1=R1 /CURRENT TRACK ADDRESS OF DRIVE 0
 160 02F8 ERREG=R2 /CURRENT TRACK ADDRESS OF DRIVE 1
 161 0304 STATR3 /DEFINITIVE ERROR CODE IF ANY
 162 0308 TARTRK=R4 /STATUS WORD 'F' RX01
 163 0312 TARSEC=R5 /TARGET TRACK OF CURRENT DISK ACCESS
 164 0316 TEMPAB=R6 /TARGET SECTOR OF CURRENT DISK ACCESS
 165 0320 TEMPB=R7 /TEMPORARY STORAGE
 166 0324 TEMPC=R8 /TEMPORARY STORAGE
 167 0328 TEMPD=R9 /TEMPORARY STORAGE
 168 0332 TEMPE=R10 /BIT 7 IS UNIT SELECT BIT. 0 MEANS UNIT 1
 169 0336 TEMPF=R11 /BIT 7 IS HEAD LOADED BIT. 1 MEANS HEAD LOADED
 170 0340 TEMPG=R12 /TEMPORARY STORAGE
 171 0344 RTNBR13 /TEMPORARY STORAGE
 172 0348 RTNA=R14 /RETURN ADDRESS FOR 3RD LEVEL NESTED SUBROUTINES
 173 0352 RTNB=R15 /RETURN ADDRESS FOR 2ND LEVEL NESTED SUBROUTINES
 174 0356 RTNC=R16 /RETURN ADDRESS FOR 1ST LEVEL SUBROUTINES

'RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9817 PAGE 4

175 /JUMP INSTRUCTION AND JUMP FIELD DEFINITIONS
176
177 0232 JUMP#222 /FORMAT: JUMP FX (IND)
178 /CAUSES A BRANCH TO ONE OF SIX ROM FIELDS (0-5)
179 /SPECIFIED BY X. THE BRANCH ADDRESS IS TAKEN FROM
180 /THE ROM LOCATION FOLLOWING THE JUMP INSTRUCTION.
181 /IF IND IS APPENDED, THE BRANCH ADDRESS
182 /IS TAKEN FROM THE OPEN SCRATCH PAD
183
184 0000 F0#0
185 0004 F1#4
186 0010 F2#10
187 0014 F3#14
188 0020 F4#20
189 0024 F5#24

'RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9817 PAGE 5

190
191
192
193
194
195
196
197
198 /TABLE OF DEFINITIVE ERROR CODES
199
200 0010 KXDV0#10 /DRIVE 0 FAILED TO SEE HOME ON INITIALIZE
201 0020 KXDV1#20 /DRIVE 1 FAILED TO SEE HOME ON INITIALIZE. DOES NOT CAUSE ERROR
202 0030 KWRONG#30 /FOUND HOME WHEN STEPPING IN 10 TRACKS FOR INIT
203 0040 KERTRK#40 /TRYED TO ACCESS A TRACK GREATER THAN 76
204 0050 KHOMERR#50 /HOME WAS FOUND BEFORE DESIRED TRACK WAS REACHED
205 0060 KSELFER#60 /SELF DIAGNOSTIC ERR
206 0070 KNXHDR#70 /DESIRED SECTOR COULD NOT BE FOUND AFTER LOOKING
207 /AT 52 HEADERS
208 0100 KWPRT#100 /WHITE FUNCTION ATTEMPTED ON A WRITE PROTECTED DISK
209 0110 KTIMERR#110 /MORE THAN 40 MICROSECONDS AND NO SEPCLOCK SEEN
210 0120 KXPRAM#120 /A PREAMBLE COULD NOT BE FOUND
211 0130 KXIDAM#130 /PREAMBLE FOUND BUT NO ID MARK FOUND WITHIN ALLOWABLE TIME
212 0140 KHCRCER#140 /CRC ERROR ON WHAT APPEARED TO BE A HEADER. ERROR IS NOT ASSERTED
213 0150 KTKSKER#150 /THE TRACK ADDRESS OF A GOOD HEADER DOES NOT COMPARE
214 /WITH THE DESIRED TRACK
215 0160 KXSTRYS#160 /TOO MANY TRIES FOR AN IDAM
216 0170 KNODAM#170 /DATA AM NOT FOUND IN ALLOTTED TIME
217 0200 KDCRCER#200 /CRC ERROR ON READING THE SECTOR FROM THE DISK
218 0210 KPARER#210 /PARITY ERROR ON SOME WORD FROM THE INTERFACE
219

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 6

```

220      /*ROUTINE: INITIALIZE] IF A HOST PROCESSOR INITIALIZES OR AN
221      /RX01 POWER LOW IS DETECTED, THE PC IS CLEARED AND THE RX01 TIMING
222      /STOPS. UPON THE NEGATION OF INITIALIZE, TIMING RESUMES AND A SELF TEST OF
223      /INTERNAL DATA PATHS IS MADE. IF AN ERROR OCCURS HERE, ERROR AND
224      /DONE ARE SET, BUT ERREG IS NOT ALTERED. THEN IF NO ERROR HAS OCCURRED AN ATTEMPT
225      /IS MADE TO RECALIBRATE DRIVE 1 THEN DRIVE 0. IF DRIVE 0 FAILS TO RECALIBRATE,
226      /THE ERROR CODE IS LOADED INTO ERREG AND ERROR IS SET. IF DRIVE
227      /0 RECALIBRATES AND IS READY (DISK LOADED) SECTOR ONE OF TRACK ONE
228      /IS READ INTO THE SECTOR BUFFER, IT IS POSSIBLE FOR A READ ERROR
229      /TO OCCUR WHILE READING THIS SECTOR.

230
231      0020  *2220
232      0020  DECIMAL
233
234      0000  0210  OPEN ERREG
235      0001  0064  LSP           /CLEAR ERROR REGISTER
236
237      0022  0222  JUMP F4
238      0023  2352  TEST
239
240      0004  0070  TSTRTN, LCT
241      OCTAL
242      4
243      0005  0024  DECIMAL
244      0006  0075  LSR
245      0007  0214  OPEN STAT
246      0010  0064  LSP           /SET THE INIT DONE BIT OF STAT
247
248
249      0011  0070  LCT           /SET UP SOME SCRATCHPAD REGISTERS
250      0012  2377  -1
251      0013  0275  LSR
252      0014  0244  OPEN TEMPD
253      0015  0064  LSP           /UNIT 0 TO SOFT UNIT BIT
254      0016  0200  OPEN CURTK0
255      0017  0064  LSP           /NEG ZERO TO BOTH CURRENT TRACK ADDRESSES
256      0020  0204  OPEN CURTK1
257      0021  0064  LSP
258
259      0022  0074  ROTATE ZERO
260      0023  0224  OPEN TARSEC
261      0024  0064  LSP
262      0025  2220  OPEN TARTRK
263      0026  0064  LSP           /NEG ONE TO TARGET TRACK FOR INITIALIZE BOOTSTRAP
264
265      0027  0022  DISK           /SELECT DISK BUSS
266
267      0030  0070  LCT           /CALL SUBROUTINE TO LOAD HEAD AND WAIT 25 MS
268      0031  0034  RECAL1
269      0032  2222  JUMP F4
270      0033  2145  DLY25
271
272      0034  2036  RECAL1, UNIT ONE
273
274      0035  0014  RECAL3, CLR HDOUT
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 6-1

```

275      0036  0070  LCT
276      0037  0365  -10-1
277      0040  0075  LSR
278      0041  0070  LCT
279      0042  0045  IN10
280      0043  0222  JUMP F4
281      0044  2100  STEPHD
282
283      0045  0226  IN10, JUMP F5
284      0046  2621  WRONG           /ERROR. HOME WAS SEEN WHILE STEPPING IN.
285
286      0047  0010  SET HDOUT
287      0050  0070  LCT           /STEP OUT AS MANY AS 80 TRACKS IN SEARCH OF HOME
288      0051  0057  -8H-1
289      0052  0075  LSH
290      0053  0070  LCT
291      0054  0062  RCALOK
292      0055  0040  UNHD
293      0056  0222  JUMP F4
294      0057  2100  STEPHD
295
296      0060  0002  RCALOK, JUMP F0
297      0061  0075  WHCHDR           /HOME WAS FOUND OK
298
299      0062  0174  BR FLAG0 F
300      0063  0270  NXDRV1           /IF FLAG=0 RECALIBRATE WAS ON DRIVE 1
301
302
303      0064  0070  NXDRV0, LCT
304      0065  0010  KNXDRV0
305      0066  0226  JUMP F5
306      0067  2610  GOERDN
307
308      0070  0070  NXDRV1, LCT
309      0071  0020  KNXDRV1           /RECAL FAILURE WAS ON DRV 1, LOG ERROR
310
311      0072  0075  LSR           /AND CONTINUE RECALIBRATION
312
313      0073  0210  OPEN ERREG
314      0074  0064  LSP
315
316      0075  0176  WHCHDR, BR FLAG0 T
317      0076  0372  PUNRCL           /IF FLAG=1 BOTH DRIVES HAVE BEEN RECALIBRATED
318
319      0077  0062  FLAG ON
320
321      0100  0034  UNIT ZERO
322
323      0101  0282  JUMP F0
324      0102  0035  RECAL0           /GO BACK AND RECALIBRATE DRV0

```

322
 323 / [SUBROUTINE: FINDTRACK]
 324 / THIS SUBROUTINE IS USED TO LOCATE A SPECIFIED SECTOR, IT PICKS
 325 / UP THE TRACK AND SECTOR ADDRESS FROM THE INTERFACE, CHECKS THAT
 326 / THE TRACK ADDRESS IS LEGAL (NOT GREATER THAN 114 OCTAL.), MOVES THE
 327 / HEAD OF THE SELECTED DRIVE TO THE SPECIFIED TRACK, VERIFIES
 328 / TRACK POSITION, AND LOCATES THE CORRECT SECTOR. EXIT FROM
 329 / THIS SUBROUTINE OCCURS AT WRITE TURN ON TIME OF THE SELECTED.
 330 / SECTOR ENTRANCE IS MADE WITH THE RETURN ADDRESS IN THE COUNTER
 331
 332
 333
 334
 335 0103 0075 FINDTRK, LSR / SAVE THE RETURN ADDRESS
 336 0104 0274 OPEN RTN
 337 0105 0064 LSP
 338
 339 0106 0270 LCT / CLEAR THE ERROR REGISTER
 340 0107 0000 L
 341 0110 0075 LSR
 342 0111 0210 OPEN ERREG
 343 0112 0064 LSP
 344
 345 0113 0244 OPEN TEMPD / SOFT UNIT BIT TO SR
 346 0114 0071 ESP
 347 0115 0075 LSR
 348
 349 0116 0122 BR SR7 ONE / IF SR=1 DRIVE 0 IS CURRENTLY SELECTED
 350 0117 0127 UZERO
 351
 352 0120 0174 UDONE, BR FLAG0 ZERO / IF FLAG=0 DRIVE 1 IS DESIRED AND ALREADY SELECTED
 353 0121 0141 USAME
 354
 355 0122 0034 UNIT ZERO / DRIVE 0 IS DESIRED AND DRIVE1 WAS SELECTED, SELECT 0
 356
 357 0123 0070 LCT
 358 OCTAL
 359 0124 0200 200
 360 DECIMAL
 361
 362 0125 0202 JUMP F0 / GO STORE SOFT UNIT BIT
 363 0126 0134 UDIF
 364
 365 0127 0176 UZERO, BR FLAG0 ONE / IF FLAG=1 DRIVE 0 IS DESIRED AND ALREADY SELECTED
 366 0130 0141 USAME
 367
 368
 369 0131 0036 UNIT ONE / DRIVE 1 IS DESIRED BUT DRIVE0 IS SELECTED, SELECT DRIVE 1
 370 0132 0072 LCT / SET UP SOFT UNIT SELECT BIT AS DRIVE 1
 371 0133 0001 "
 372
 373 0134 0075 UDIF, LSR / STORE SOFT UNIT SELECT BIT
 374 0135 0064 LSP
 375
 376 0136 0074 ROTATE ZERO / CLR SOFT HD LOAD BIT BECAUSE UNITS CHANGED

377 0137 0250 OPEN TEMPE
 378 0140 0064 LSP
 379
 380 0141 0274 USAME, LCT / CALL GETWORD SUBROUTINE FOR THE SECTOR ADDRESS
 381 0142 0145 PUTSEC
 382 0143 0222 JUMP F4
 383 0144 0001 GETWRD
 384
 385
 386 0145 0070 PUTSEC, LCT / MAKE FIRST BIT OF COMPLIMENTED SECTOR ADDRESS A 1 REGARDLESS OF DATA
 387 0146 2370 -7-1
 388 0147 0070 ROTATE ONE
 389 0150 0120 BR COFL T
 390 0151 0160 .+7
 391 0152 0073 ICT
 392 0153 0122 BR SR7 T
 393 0154 0147 .-5
 394 0155 0074 ROTATE ZERO
 395 0156 0202 JUMP F0
 396 0157 0150 .-7
 397
 398 0160 0224 OPEN TARSEC / PUT THE TARGET SECTOR AWAY
 399 0161 0064 LSP
 400
 401 0162 0070 LCT / CALL GETWRD SUBROUTINE FOR TRACK ADDRESS
 402 0163 0166 PUTTRK
 403 0164 0222 JUMP F4
 404 0165 0200 GETWRD
 405
 406
 407 0166 0220 PUTTRK, OPEN TARTRK / STASH THE TRACK ADDRESS
 408 0167 0064 LSP
 409
 410 0170 0254 OPEN TEMPF / START SETUP FOR COMPARING THE
 411 0171 0064 LSP / TARGET TRACK AND TRACK 76
 412 0172 0260 OPEN TEMPG / F= TARGET TRACK
 413 0173 0070 LCT / G= 77
 414 0174 0262 -77-1
 415 0175 0075 LSR
 416 0176 0064 LSP
 417
 418 0177 0070 LCT / CALL SUBR MAGCOM TO SEE IF TARGET TRACK
 419 0200 0206 ILTRK / IS GREATER THAN 114 OCTAL, 76 DECIMAL.
 420 0201 0075 LSR
 421 0202 0270 OPEN RTNA
 422 0203 0064 LSP
 423 0204 0220 JUMP F5
 424 0205 2400 MAGCOM
 425
 426
 427 0206 0202 ILTRK, JUMP F0 / TARGET TRACK IS 77, ILLEGAL ADDRESS
 428 0207 0242 ERTRK / GO, REPORT THE ERROR
 429 0210 0202 JUMP F0 / TARGET TRACK IS GREATER THAN 77
 430 0211 0242 ERTRK / GO, REPORT THE ERROR

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 7-2

```

432 0212 0244      OPEN TEMPD      /TARGET TRACK IS OK, GET THE DRIVE
433 0213 0071      ESP
434 0214 0075      LSR
435
436 0215 0200      OPEN CURTK0      /PRESELECT UNIT 0
437
438 0216 0002      DISK      /SELECT DISK #0
439
440 0217 0122      BR SR7 ONE      /WHICH UNIT SELECTED? BIT7=0 MEANS UNIT ONE
441 0220 0222      .+2
442 0221 0204      OPEN CURTK1
443
444 0222 0071      ESP      /PASS SELECTED CURRENT TRACK TO MAGCOM SUBR
445 0223 0075      LSR
446 0224 0260      OPEN TEMPG
447 0225 0064      LSP
448
449 0226 0220      OPEN TARTRK      /PASS TARGET TRACK TO MAGCOM SUBROUTINE
450 0227 0071      ESP
451 0230 0075      LSR
452 0231 0254      OPEN TEMPF
453 0232 0064      LSP
454 0233 0070      LCT      /CALL SUBROUTINE MAGCOM TO SEE IF TARGET
455 0234 0246      TRKEQ      /IS SAME AS CURRENT TRACK, F=TARGET, G=CURRENT
456 0235 0075      LSR
457 0236 0270      OPEN RTNA
458 0237 0064      LSP
459 0240 0226      JUMP F5
460 0241 2400      MAGCOM
461
462
463 0242 0070      ERTRK, LCT      /TRIED TO ACCESS A TRACK GREATER THAN 76 DECIMAL
464 0243 0040      KERTRK
465 0244 0226      JUMP F5
466 0245 2610      GOERDN
467
468
469 0246 0202      TRKEQ, JUMP F0      /TARGET EQUALS THE CURRENT TRACK, NO
470 0247 0357      NOSTPS      /STEPS ARE REQUIRED
471 0250 0270      OPEN RTNA      /NOOP; TARGET > ACTUAL RETURN
472 0251 0270      OPEN RTNA
473
474 0252 0270      BOOT, OPEN RTNA      /TARGET IS LESS THAN ACTUAL, STEPS NEEDED ALSO START OF
475 0253 0070      LCT      /OF BOOT SUBROUTINE. SET UP RETURN FROM DIF SUBR
476 0254 0275      STPOUT
477 0255 0075      LSR
478 0256 0064      LSF
479
480 0257 0244      OPEN TEMPD      /SOFT UNIT SELECT BIT TO SR7
481 0260 0071      ESP
482 0261 0075      LSR
483
484 0262 0204      OPEN CURTK1      /PRESELECT UNIT 1
485
486 0263 0120      BR SR7 ZERO      /SR7=0 MEANS UNIT ONE

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 7-3

```

487 0264 0266      .+2
488 0265 0200      OPEN CURTK0
489
490 0266 0071      ESP      /PASS SELECTED CURRENT TRACK TO DIF SUBR VIA SR
491 0267 0075      LSR
492
493 0270 0220      OPEN TARTRK      /PASS TARGET TRACK TO DIF VIA CNTR
494 0271 0071      ESP
495
496 0272 0016      SET HDOUT      /ASSUME A STEP OUT
497
498 0273 0226      JUMP F5      /GO TO THE SUBROUTINE DIF TO CALCULATE THE STEPS NEEDED
499 0274 2462      DIF
500
501
502 0275 0202      STPOUT, JUMP F0      /TARGET TRACK IS LESS THAN
503 0276 0300      .+2      /THE ACTUAL, MOVE OUT IS NECESSARY
504
505 0277 0014      CLR HDOUT      /TARGET IS GREATER THAN ACTUAL. STEPS IN NEEDED
506
507 0300 0270      LCT
508 0301 0305      DUNSTP      /COMPLEMENT OF STEPS REQUIRED IS IN THE
509
510 0302 0040      UNHD      /SHIFT REG. SET UP RETURN FROM STPHD SUBR
511
512 0303 0222      JUMP F4      /UNLOAD HEAD BEFORE MOVING
513 0304 2100      STEPHD
514
515
516 0305 0226      DUNSTP, JUMP F5      /HOME FOUND BEFORE LAST STEP TAKEN
517 0306 2456      HOMERR
518
519 0307 0244      OPEN TEMPD      /SOFT UNIT BIT TO SR7
520 0310 0071      ESP
521 0311 0075      LSR
522 0312 0220      OPEN TARTRK      /GET READY TO PASS TARGET TRK TO PROPER
523 0313 0071      ESP      /CURRENT TRACK
524
525 0314 0200      OPEN CURTK0      /OPEN PROPER CURRENT TRACK REGISTER
526 0315 0122      BR SR7 ONE      /BIT7=0 MEANS UNIT ONE
527 0316 0320      .+2
528 0317 0204      OPEN CURTK1
529
530 0320 0075      LSR      /UPDATE THE CURRENT TRACK ADDRESS
531 0321 0064      LSP
532
533
534 0322 0220      HDSETL, OPEN TARTRK      /HEAD IS SETTLED DETERMINE IF ABOVE TRACK 43 DECIMAL
535 0323 0071      ESP
536 0324 0075      LSR
537 0325 0254      OPEN TEMPF
538 0326 0064      LSP
539
540 0327 0070      LCT      /PASS 44 TO MAGCOM VIA TEMPG
541 0330 0323      -44-1

```

542	0331	0075	LSR	
543	0332	0260	OPEN TEMPG	
544	0333	0064	LSP	
545				
546	0334	0026	SET LONCUR	/ASSUME TARGET GREATER THAN 43
547				
548	0335	0070	LCT	/CALL MAGCOM SUBROUTINE
549	0336	0344	ABV43	/RETURN ADDRESS
550	0337	0075	LSR	
551	0340	0270	OPEN RTNA	
552	0341	0064	LSP	
553	0342	0226	JUMP F5	
554	0343	2400	MAGCOM	
555				
556	0344	0262	ABV43, JUMP F0	/NOOP F<G RETURN, ABOVE TRK 43
558	0345	0346	+1	/NOOP
559				
560	0346	0202	JUMP F0	/F<G; ABOVE TRACK 43
561	0347	0351	+2	
562				
563	0350	0024	CLR LONCUR	/F>G; BELOW TRACK 43, WRITE WITH HIGH CURRENT
564				
565	0351	0070	CFINSE, LCT	/CALL FINDSEC SUBROUTINE TO LOCATE THE DESIRED SECTOR
566	0352	0355	RFINTR	
567	0353	0206	JUMP F1	
568	0354	0714	FINDSE	
569				
570	0355	0274	RFINTR, OPEN RTN	/RETURN FROM FINDTR SUBROUTINE
571	0356	0207	JUMP F1 IND	
572				
573				
574	0357	0250	NOSTPS, OPEN TEMPE	/NO STEPS REQUIRED
575	0360	0071	ESP	/SOFT HEAD LOAD BIT TO SR7
576	0361	0075	LSR	
577				
578	0362	0122	BR SR7 ONE	/IS HEAD LOADFD?
579	0363	0322	HDSETL	/YES, GO UPDATE CURRENT CONTROL
580				
581	0364	0070	LCT	/NO, GO LOAD HEAD AND WAIT FOR 20MS SETTLE TIME
582	0365	0322	HDSETL	/RETURN ADDR FROM DLY25 SUBROUTINE
583	0366	0222	JUMP F4	
584	0367	2145	DLY25	
585				
586				
587	0370	0212	PFUNCT, JUMP F2	/POINTER FROM GETWORD SUBROUTINE TO
588	0371	1236	FUNCT	/FUNCTION DECODE
589				
590	0372	0226	PDNRCL, JUMP FS	/POINTER TO DRV7 CHECK DONE AFTER RECALABRATE
591	0373	2625	DNRCAL	
592				
593	0374	0004	0	/SPARE LOCATIONS
594	0375	0202	0	/OPEN
595	0376	0202	0	/OPEN
596	0377	0202	0	/OPEN

597				/[ROUTINE: WRITE SECTOR]
598				/THIS ROUTINE TURNS ON WRITE GATE AT WRTE TURN ON TIME,
599				/WRITES A PREAMBLE OF 6 BYTES OF ZEROES, A DATA OR DELETED DATA MARK,
600				/THEN TURNS ON ERASE GATE. ENTER WITH CNTR=100 IF
601				/DELETED DATA, CNTR=0 IF NORMAL DATA MARK. THE DATA MARK, DATA FIELD, CRC
602				/AND ONE BYTE POSTAMBLE ARE WRITTEN, WRITE CURRENT IS TURNED OFF.
603				/511 MICRO SECONDS LATER ERASE CURRENT IS TURNED OFF. A HEADER MUST
604				/THEN BE READ TO INSURE DISK IS STILL UP TO SPEED BEFORE THE WRITE
605				/SECTOR FUNCTION IS COMPLETE.
606				
607				
608				
609				
610	0400	0214	WRTSEC, OPEN STAT	/DEL DATA BIT TO STAT6
611	0401	0075	LSR	
612	0402	0064	LSP	
613				
614	0403	0070	LCT	/CALL SUBROUTINE TO FIND DESIRED TRACK AND SECTOR
615	0404	0007	S-GATE	
616	0405	0202	JUMP F0	
617	0406	0103	FINDTR	
618				
619	0407	0061	S-GATE, FLAG OFF	/ALWAYS START WRITING WITH WRITE FLOP CLEARED
620				
621	0410	0140	BR WRTEEN F	/GO REPORT ERROR IF NO WRITE ENABLE
622	0411	0503	PTERR	
623				
624	0412	0214	OPEN STAT	/DEL DATA BIT TO SR7 AND ENABLE WRT CURRENT
625	0413	0071	ESP	
626	0414	0006	SET WGATE	
627	0415	0075	LSR	
628	0416	0074	ROTATE ZERO	
629				
630	0417	0234	OPEN TEMPB	/USE TEMPB FOR SECOND HALF DATA AM PATTERN
631				
632	0420	0057	PRECRC	/JAM THE CRC GENERATOR WITH FIRST 6 BITS OF DATA AM
633	0421	0056	CRC ONE	
634	0422	0056	CRC ONE	
635	0423	0056	CRC ONE	
636	0424	0056	CRC ONE	
637	0425	0056	CRC ONE	
638	0426	0054	CRC ZERO	
639				
640	0427	0120	BR SR7 ZERO	/DELETED DATA?
641	0430	0460	DAMSUP	/NO, REGULAR DATA MARK
642				
643	0431	0070	LCT	/YES, SECOND HALF OF DELETED DATA MARK TO CNTR
644				
645	0432	0325	OCTAL	
646				
647				
648	0433	0054	325	
649	0434	0054	DECIMAL	
650	0435	0002	CRC ZERO	
651	0436	0002	DISK	/NOOP

/RX81 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 6-1

```

652
653 0437 0063 STASH, TOG FLAG /END OF THE FIRST 0 BIT
654
655 0440 0075 LSR /PUT SECOND HALF OF THE DESIRED MARK IN THE TEMPB
656 0441 0064 LSP
657
658 0442 0070 LCT /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
659 0443 0466 HLFCLY
660 0444 0075 LSR
661
662 0445 0070 LCT /STALL 1.8 MICRO SECONDS
663 0446 0374 -3-1
664 0447 0073 ICT
665 0450 0124 BR COFL F
666 0451 0447 -7-
667 0452 0002 DISK /NOOP
668
669 0453 0070 LCT /SPECIFY 22 ZEROS TO BE WRITTEN BY WRTBS SUBROUTINE
670 0454 0351 -22-1
671
672 0455 0063 TOG FLAG /WRITE SECOND CLOCK TRANSITION
673
674 0456 0212 JUMP F2 /CALL WRITE ZEROS SUBROUTINE
675 0457 1322 WRTBS
676
677 0460 0070 DAMSUP, LCT /LOAD SECOND HALF OF NORMAL DATA MARK
678 OCTAL
679 0461 0337 337
680 DECIMAL
681
682 0462 0056 CRC ONE /JAM LAST 2 BITS OF DATA MARK TO CRC GENERATOR
683 0463 0056 CRC ONE
684
685 0464 0206 JUMP F1 /GO PUT AWAY THE SECOND HALF OF THE DATA MARK
686 0465 0437 STASH
687
688 0466 0002 HLFCLY, DISK /NOOP
689
690 0467 0070 LCT
691 0470 0514 WRTDAM /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
692 0471 0075 LSR
693
694 0472 0070 LCT /NOOP WASTE .8 MICRO SECONDS
695 0473 0351 -22-1 /NOOP
696 0474 0070 LCT /NOOP
697 0475 0351 -22-1 /NOOP
698
699 0476 0070 LCT /SPECIFY 22 BITS TO BE WRITTEN BY WRTBS SUBROUTINE
700 0477 0351 -22-1
701
702 0500 0063 TOG FLAG /WRITE THE 25TH CLOCK TRANSITION
703
704 0521 0212 JUMP F2 /CALL WRTBS SUBROUTINE
705 0502 1322 WRTBS
706

```

/RX81 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 6-2

```

707 0503 0070 PRTERR, LCT /SET WRITE PROTECT BIT OF STAT BECAUSE A WRITE FUNCTION WAS ATTEMPTED ON
708
709
710
711 0504 0010 OCTAL
712 0505 0075 13
713 0506 0214 DECIMAL
714 0507 0064 LSR
715
716 0510 3072 LCT /ERROR CODE FOR WRT PROTECT ERROR
717 0511 2100 KPROT
718 0512 0226 JUMP F5
719 0513 2614 GOERDN
720
721
722
723 /THIS ROUTINE WILL WRITE EITHER A DATA MARK OR A
724 /DELETED DATA MARK. THE FIRST HALF OF BOTH MARKS ARE
725 /IDENTICAL. THE SECOND HALF IS SPECIFIED BEFORE ENTRY BY
726 /PUTTING THE SECOND HALF BIT PATTERN IN TEMPB
727
728
729 0514 2070 WRTDAM, LCT /WASTE 2.0 MICRO SECONDS
730 0515 0375 -2-1
731 0516 0073 ICT
732 0517 0075 LSR
733 0520 0124 BR COFL F
734 0521 0516 -3-
735
736 0522 0063 TOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
737
738 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
739
740 0524 0352 OCTAL
741 0525 0075 352
742 0526 0075 DECIMAL
743
744 0526 0070 LCT /SET TRANSITION LOOP COUNTER FOR 8 LOOPS
745 0527 0370 -7-1
746 0530 0002 DISK /NOOP
747
748 0531 0120 AGAIN, SR SR7 ZERO /WHATS THE BIT?
749 0532 0562 A /ZERO, NO TRANSITION
750
751 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
752
753 0534 0063 TOG FLAG /WRITE FLUX TRANSITION
754
755 0535 0126 ABACK, BR COFL T /CHECK TRANSITION LOOP COUNT
756 0536 0543 SECHLF /GO GET SECOND HALF
757
758 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
759
760 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER
761

```

/RX01 FLOPPY CONTROLLED FIRMWARE PAL10 V142A 9-FEB-74 9817 PAGE 8-3

```

762 0541 0206      JUMP F1      /DO ANOTHER LOOP
763 0542 0531      AGAIN
764
765 0543 0234      SECHLF, OPEN TEMPB /SECOND HALF OF DATA MARK TO SR
766 0544 0771      ESP
767 0545 0075      LSR
768
769 0546 0070      LCT      /SET TRANSITION LOOP COUNTER FOR 8 LOOPS
770 0547 0370      -7-1
771
772
773 0550 0120      AGAIN1, BR SR7 ZERO /SHALL WE WRITE A TRANSITION?
774 0551 0564      B
775
776 0552 0263      TOG FLAG /YES
777 0553 0002      DISK /NOOP
778
779 0554 0126      BBACK, BR COFL T /DONE DATA MARK?
780 0555 0566      WRTDAT /YES, GO WRITE DATA
781
782 0556 0073      ICT      /NO, BUMP THE LOOP COUNTER
783
784 0557 01174     ROTATE /BRING UP NEXT HALF BIT TO SR7
785
786 0560 0206      JUMP F1      /DO ANOTHER LOOP
787 0561 0550      AGAIN1
788
789 0562 0206      A,      JUMP F1      /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
790 0563 0535      ABACK
791
792 0564 0206      B,      JUMP F1      /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
793 0565 0554      BBACK
794
795
796
797 798          /THIS ROUTINE WRITES THE CONTENTS OF THE SECTOR BUFFER.
799
800
801 0566 0022      WRTDAT, SET EGATE /TURN ON ERASE CURRENT AT START OF DATA FIELD
802 0567 0073      ICT /NOOP; WASTE 2 CYCLES
803 0570 0073      ICT /NOOP
804
805 0571 0170      DATAAA, BR EDATA0 ZERO /WHATS THE DATA BIT?
806 0572 0615      C /ZERO, GO WRITE NOTHING
807
808 0573 0056      CRC ONE /ONE, UPDATE THE CRC WITH 1
809
810 0574 0263      TOG FLAG /WRITE A DATA TRANSITION
811 0575 0073      ICT /NOOP FOR BIT CELL TIMING
812
813 0576 0162      CBACK, BR BAROFL T /DONE ENTIRE SECTOR?
814 0577 0624      WRTCRC /YES, GO WRITE THE CRC
815
816 0600 2046      INCR BAR /NO, BRING UP NEXT DATA BIT FROM SEC BUFFER

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9817 PAGE 8-4

```

817
818 0601 0070      LCT      /NOOP - WASTE 5 CYCLES WITH
819 0602 0376      -2      /NOOP - A SELF TEST OF THE COUNTER
820 0603 0073      ICT      /NOOP
821 0604 0124      BR COFL F /NOOP
822 0605 0624      SELFER /NOOP
823
824 0606 0063      TOG FLAG /WRITE A CLOCK TRANSITION
825
826 0607 0470      LCT      /NOOP - WASTE 4 CYCLES WITH
827 0610 0377      -1      /NOOP - A SELF TEST OF THE COUNTER
828 0611 0124      BR COFL F /NOOP
829 0612 0620      SELFER /NOOP
830
831 0613 0206      JUMP F1      /GO WRITE ANOTHER DATA BIT
832 0614 0571      DATAAA
833
834 0615 0054      C,      CRC ZERO /UPDATE CRC WITH 0 AND SKIP DATA TRANSITION
835 0616 0206      JUMP F1
836 0617 0576      CBACK
837
838
839 0620 0070      SELFER, LCT /A SELF DIAGNOSTIC HAS FAILED
840 0621 0060      KSELFER
841 0622 0226      JUMP FS
842 0623 2610      GOERDN
843
844
845 846          /THIS ROUTINE WRITES THE 16 BIT CRC GENERATED FOR THE
846 847          /PRECEEDING DATA FIELD.
848
849 0624 0070      WRTCRC, LCT /PRESET BIT COUNTER FOR 16 BITS
850 0625 0357      -16-1
851
852 0626 0075      E,      LSR      /NOOP WASTE 4 CYCLES AND SELF TEST THE SR
853 0627 0002      DISK /NOOP
854 0630 0120      BR SR7 ZERO /NOOP
855 0631 0620      SELFER /NOOP
856
857 0632 0063      TOG FLAG /WRITE A CLOCK TRANSITION
858
859 0633 0076      ROTATE ONE /NOOP WASTE 6 CYCLES WITH MORE SELFTEST
860 0634 0076      ROTATE ONE /NOOP
861 0635 0076      ROTATE ONE /NOOP
862 0636 0076      ROTATE ONE /NOOP
863 0637 0120      BR SR7 ZERO /NOOP
864 0640 0620      SELFER /NOOP
865
866 0641 0130      BR CRC16 ZERO /WHAT IS THE CRC BIT
867 0642 0653      D /ZERO, DO NOT WRITE ANYTHING
868
869 0643 0056      CRC ONE /ONE, BRING UP THE NEXT BIT
870
871 0644 0203      TOG FLAG /WRITE A DATA TRANSITION

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 8-5

```

872 0645 0076      ROTATE ONE      /NOOP
873
874 2646 0273      DBACK, ICT      /BUMP THE BIT COUNTER
875
876 0647 0126      BR COFL T      /DONE CRC YET?
877 0650 0656      WRTPOS      /YES, GO WRITE A POSTAMBLE
878
879 0651 0206      JUMP F1      /NO, GO WRITE ANOTHER CRC BIT
880 0652 0627      E     
881
882 0653 0054      D,      CRC ZERO      /BRING UP NEXT CRC BIT AND SKIP DATA TRANSITION
883 0654 0206      JUMP F1
884 0655 0646      DBACK
885
886
887      /THIS ROUTINE WRITES THE ONE BYTE POSTAMBLE, TURNS OFF
888      /WRITE CURRENT, DELAYS 511 MICRO SEC AND TURNS OFF ERASE
889      /CURRENT. IT UTILIZES THE WRITE ZEROES SUBROUTINE.
890
891
892
893 0656 0070      WRTPOS, LCT      /SETUP TO CALL WRT0S TO WRITE 8 BITS OF ZEROES
894 0657 0666      CWGATE
895 0660 0075      LSR
896 0661 0070      LCT
897 0662 0367      -8-1
898
899 0663 P063      TOG FLAG      /WRITE LAST CLOCK TRANSITION OF THE CRC FIELD
900
901 2664 0212      JUMP F2      /CALL THE SUBROUTINE WRITE ZEROES
902 0665 1322      WRT0S
903
904
905 0656 0004      CWGATE, CLR EGATE      /DISABLE WRITE CURRENT
906
907 0667 0070      LCT      /CALL WRT0S FOR 127 BITS (511.2 MICRO SEC)
908 0672 0676      CEGATE      /DELAY TO ERASE TURN OFF
909 0671 0075      LSR
910 0672 0070      LCT
911 0673 0200      -127-1
912 2674 0212      JUMP F2
913 0675 1322      WRT0S
914
915
916 0676 0020      CEGATE, CLR EGATE      /DISABLE ERASE CURRENT
917
918 0677 0070      LCT      /CALL WRT0S FOR 25 BIT (101 MICRO SEC) DELAY
919 0702 0706      READ0K      /BEFORE TRYING TO READ
920 0701 0075      LSR
921 0702 0070      LCT
922 0703 0346      -25-1
923 0704 0212      JUMP F2
924 0705 1322      WRT0S
925
926 0706 0070      READ0K, LCT      /CALL FIND HEADER ROUTINE TO INSURE

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 8-6

```

927 0707 0712      GODONE      /THAT THE DISK IS STILL MOVING
928 0710 0216      JUMP F3
929 0711 1472      FINDMD
930
931 2712 2212      GODONE, JUMP F2      /WRITE SECTOR FUNCTION IS COMPLETE
932 0713 1406      OKDONE
933
934
935      /SUBROUTINE: FINDSECTOR
936      /SUBROUTINE TO FIND A SPECIFIC SECTOR. ENTER WITH RETURN ADDRESS
937      /IN CHTR, DESIRED TRACK ADDRESS IN TARTRK AND DESIRED SECTOR ADDRESS
938      /IN TAHEC. THIS SUBROUTINE ASSUMES THAT THE TARGET TRACK HAS ALREADY
939      /BEEN REACHED.
940
941
942 0714 0270      FINDSE, OPEN RTNA      /SAVE RETURN ADDRESS
943 0715 0075      LSR
944 0716 0064      LSP
945
946 2717 0260      OPEN TEMP0      /PRESET SECTOR TRY COUNT TO 52 TRIES
947 0720 0070      LCT
948 0721 0313      -52-1
949
950 0722 0075      AGAIN2, LSP      /STORE SECTOR TRY COUNT
951 0723 0064      LSP
952
953 0724 0270      LCT      /CALL SUBROUTINE TO FIND A HEADER
954 0725 0730      CHKSEC
955 0726 0216      JUMP F3
956 0727 1400      FINDMD
957
958 0730 0174      CHKSEC, BR FLAG=0      /CORRECT SECTOR? FLAG=1 IF NO
959 0731 0743      WAIT      /YES, GO WAIT FOR PREAMBLE
960
961 0732 0260      OPEN TEMP0      /NO, RECALL SECTOR TRY COUNT AND INCREMENT IT
962 0733 0071      ESP
963 0734 0073      ICT
964
965 0735 0124      BR COFL F      /52 TRIES MADE FOR SECTOR YET?
966 0736 0722      AGAIN2      /NO, TRY ANOTHER SECTOR
967
968 0737 0270      NXHDR, LCT      /YES, CAN'T FIND THE SECTOR
969 0740 0070      KNXHDR
970 0741 0226      JUMP F5
971 2742 2610      GOERDN
972
973 0743 0070      WAIT, LCT      /STALL 323.2 MICRO SECONDS TO WAIT FOR DATA PREAMBLE
974 0744 0345      -26-1
975 0745 0073      ICT
976 0746 0124      BR COFL F
977 0747 0745      -2
978 0750 0073      ICT
979 0751 0124      BR COFL F
980 0752 0750      -2
981 0753 0073      ICT

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 8-7

```

982 0754 0124      BR COFL F
983 0755 0753      .-2
984
985 0756 0270      OPEN RTNA
986 0757 0203      JUMP F0 IND      /RETURN FROM THIS SUBROUTINE AT WRITE TURN ON TIME
987
988
989
990                / [ROUTINE: READ SECTOR]
991
992 0760 0074      RDSEC, ROTATE ZERO      /ZERO THE STAT
993 0761 0074      ROTATE ZERO
994 0762 0214      OPEN STAT
995 0763 0064      LSP
996
997 0764 0070      LCT      /CALL THE FIND TRACK SUBROUTINE TO LOCATE DESIRED SECTOR
998 0765 0770      GOREAD
999 0766 0202      JUMP F0
1000 0767 0103      FINDTR
1001
1002 0770 0222      GOREAD, JUMP F4      /GO READ THE DATA FIELD
1003 0771 2167      READ
1004
1005
1006 0772 0000      0      /OPEN FREE LOCATIONS
1007 0773 0000      0      /OPEN
1008 0774 0000      0      /OPEN
1009 0775 0000      0      /OPEN
1010 0776 0000      0      /OPEN
1011 0777 0000      0      /OPEN

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 9

```

1012                / [ROUTINE: DONE AND ERROR DONE]
1013
1014
1015 1032 2220      ERDONE, CLR DONE
1016 1031 2010      CLR XREC
1017
1018 1022 2222      INTERF      /SELECT INTERFACE BUSS
1019
1020 1023 2226      SET ERA      /ASSERT ERROR LINE
1021
1022 1024 2212      JUMP F2      /SKIP NEXT INSTRUCTION
1023 1025 1027      .+2
1024
1025 1026 2224      OKDONE, CLR ERR      /NEGATE ERROR LINE
1026
1027 1037 2214      OPEN STAT      /OPEN STAT TO MOVE TO INTERFACE
1028
1029 1019 0071      ESP
1030 1011 2275      LSR      /STAT OR ERREG TO SR
1031
1032 1012 0024      CLR SHIFT
1033 1013 0022      CLR DONE
1034 1014 0010      CLR XREQ
1035
1036 1015 0000      INTERF      /SELECT INTERFACE OUTPUT BUSS
1037
1038 1016 2230      CLR SECDAT      /SELECT SR AS DATA LINE SOURCE
1039
1040 1017 2016      SET IOOUT      /DEFINE DATA DIRECTION AS OUT (TO INTERFACE)
1041
1042 1022 0072      LCT      /MOVE SR TO INTERFACE SERIALLY
1043 1021 0367      .-8-1
1044 1022 0026      SET SHIFT
1045 1023 0024      CLR SHIFT
1046 1024 2073      ICT
1047 1025 0074      ROTATE ZERO
1048 1026 0124      BR COFL F
1049 1027 1022      .-5
1050
1051 1030 0014      CLR IOOUT      /NEXT TRANSFER WILL BE FROM INTERFACE
1052
1053 1031 0022      STDONE, SET DONE      /FUNCTION IS DONE
1054 1032 0070      LCT      /CALL GET COMMAND SUBROUTINE TO GET NEXT FUNCTION
1055 1033 0370      PFUNCT
1056 1034 0222      JUMP F4
1057 1035 2001      GETCMD
1058
1059 1036 0074      FUNCT, ROTATE      /MOVE UNIT SELECT BIT TO SR7
1060 1037 0074      ROTATE
1061 1040 0074      ROTATE
1062 1041 0122      BR SR7 ONE      /FLAG IS ALREADY SET. SAVE UNIT IN FLAG, ON=UNIT 0
1063 1042 1044      .+2
1064 1043 0061      FLAG OFF
1065
1066 1044 0074      ROTATE      /GET FIRST FUNCTION BIT TO SR7

```

/RX21 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9117 PAGE 9-1

1067
1068 1045 0120 BR SR7 ZERO
1069 1046 1266 FUNCT4 /FUNCTION 4 OR GREATER
1070
1071 1047 0074 ROTATE /GET 2ND FUNCTION BIT
1072
1073 1050 0120 BR SR7 ZERO
1074 1051 1057 FUNCT2 /FUNCTION CODE IS 2 OR 3
1075
1076
1077 1052 0074 ROTATE /GET LAST FUNCTION BIT
1078
1079 1053 0120 BR SR7 ZERO
1080 1054 1107 EMPTYBUF /FUNCTION CODE 1
1081
1082 1055 0212 JUMP F2 /FUNCTION CODE 2
1083 1056 1110 FILBUF
1084
1085 1057 0074 FUNCT2, ROTATE /GET LAST FUNCTION BIT
1086
1087 1060 0120 BR SR7 ZERO
1088 1061 1105 PRDSEC /FUNCTION CODE 3
1089
1090 1062 0070 LCT /CLR CNTR BITA TO INDICATE NORMAL DATA
1091 1063 0200 0
1092 1064 0206 JUMP F1 /FUNCTION 2
1093 1065 0400 WRTSEC
1094
1095 1066 0074 FUNCT4, ROTATE /GET 2ND FUNCTION BIT
1096
1097 1067 0120 BR SR7 ZERO
1098 1070 1276 FUNCT6 /FUNCTION CODE IS 6 OR GREATER
1099
1100 1071 0074 ROTATE /GET LAST FUNCTION BIT
1101
1102 1072 0120 BR SR7 ZERO
1103 1073 1224 RDSTAT /FUNCTION 5
1104
1105 1074 0212 JUMP F2
1106 1075 1243 CLRID /FUNCTION 4=UNUSED
1107
1108 1076 0074 FUNCT6, ROTATE /GET LAST FUNCTION BIT
1109
1110 1077 0122 BR SR7 ZERO
1111 1078 1275 RDERRREG /FUNCTION 7
1112
1113 1101 0274 LCT /SET CNTR6 TO INDICATE DELETED DATA
1114
1115 1102 2127 OCTAL
1116 1103 2276 DECIMAL
1117 1104 2482 JUMP F1
1118 1105 0206 WRTSEC /FUNCTION 6
1119
1120 1105 0206 PRDSEC, JUMP F1 /POINTER TO READ SECTOR FUNCTION
1121 1106 0760 RDSEC

/RX21 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9117 PAGE 9-2

1122
1123
1124
1125
1126
1127
1128
1129 /ROUTINES: FILL AND EMPTY BUFFER
1130
1131
1132 1127 0010 EMPTYBUF, SET IOOUT /IOOUT IS CLEARED, SET IT TO INDICATE DATA IS
1133 /MOVING TO THE INTERFACE
1134
1135 1112 0274 FILLBUF, RCTATE ZERO /CLEAR STAT
1136 1111 0274 ROTATE ZERO
1137 1112 0214 OPEN STAT
1138 1113 0264 LSP
1139
1140 1114 0212 OPEN ERREG /CLEAR ERREG
1141 1115 0264 LSP
1142
1143 1116 0261 FLAG OFF /NOOP
1144
1145 1117 0204 CLR BAR SHORT /ADDRESS THE 1ST BIT OF SECTOR BUFFER
1146
1147 1128 0072 LCT /SET UP BYTE COUNT TO 128 (8 BIT) OR 64 (12 BIT)
1148 1121 0177 -128-1
1149 1122 0152 BR XIIBIT F
1150 1123 1126 +3
1151 1124 0070 LCT
1152 1125 0277 -64-1
1153 1126 0230 OPEN TEMPA
1154
1155 1127 0106 BR IO830T T /WHICH FUNCTION IS THIS?
1156 1130 1212 EMPTY1 /EMPTYBUF
1157
1158 1131 0012 XFRD, SET XREQ /REQUEST DATA TRANSFER
1159
1160 1132 0073 ICT /INCREMENT BYTE COUNT AND RESTORE
1161 1133 0275 LSR
1162 1134 0264 LSP
1163
1164 1135 0070 LCT /CALL WAITRUN SUBR TO WAIT FOR DATA TRANSFER
1165 1136 1141 NEWORD
1166 1137 2222 JUMP F4
1167 1142 2312 WAITRN
1168
1169 1141 0230 NEWORD, OPEN TEMPA /REOPEN THE BYTE COUNT REGISTER BECAUSE WAITRUN CLOSED IT
1170 1142 0070 LCT /SET UP BIT COUNT IN CNTR TO 8 BITS OR 12 BITS
1171 1143 0367 -8-1
1172 1144 0150 BR XIIBIT F
1173 1145 1150 +3
1174 1146 0070 LCT
1175 1147 0363 -12-1
1176

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 9-3

```

1177 1150 0124      BR IOB30T F    /WHICH FUNCTION IS THIS?
1178 1151 1175      FILL1       /FILLBUF

1179
1180
1181 1152 0026      BYTEOUT,SET SHIFT   /EMPTYBUF, MOVE A BYTE FROM SECTOR BUFFER
1182 1153 0046      INCR BAR
1183 1154 0024      CLR SHIFT
1184 1155 0073      ICT
1185 1156 0124      BR COFL F
1186 1157 1152      BYTEOUT

1187
1188 1160 0071      ESP
1189 1161 0124      BR COFL F
1190 1162 1131      XFRQ       /NOT DONE, GO REQUEST A DATA TRANSFER
1191
1192 1163 0012      SET XREQ     /DONE, REQUEST TRANSFER OF LAST BYTE
1193
1194 1164 2100      BR RUN F   /WAIT FOR TRANSFER COMPLETION
1195 1165 1164      ==1

1196
1197 1166 3010      CLR XREQ
1198
1199 1167 0212      JUMP F2     /EMPTYBUF FUNCTION IS COMPLETE
1200 1170 1026      OKDONE

1201
1202 1171 0050      FIN WRTBUF   /END SECTOR BUFR WRT PULSE (800 NS)
1203
1204 1172 0046      INCR BAR    /ADDRESS NEXT CELL OF SECTOR BUFFER
1205
1206 1173 0026      SET SHIFT
1207 1174 0024      CLR SHIFT   /SHIFT NEXT BIT FROM INTERFACE
1208
1209 1175 2053      FILL1, START WRTBUF /START SECTOR BUFR WRT PULSE
1210
1211 1176 2173      ICT
1212 1177 2124      BR COFL F
1213 1220 1171      ==7       /NO, DO ANOTHER BIT
1214
1215 1221 2250      FIN WRTBUF   /LAST BIT, END SECTOR BUFR WRT PULSE
1216
1217 1222 0046      INCR BAR    /ADDRESS NEXT CELL OF SECTOR BUFFER
1218
1219 1223 2071      ESP
1220 1224 2124      BR COFL F
1221 1225 1131      XFRQ       /NOT DONE, GO GET ANOTHER BYTE
1222
1223 1226 3212      JUMP F2     /DONE FILLBUF FUNCTION
1224 1227 1026      OKDONE

1225
1226 1218 2032      EMPTY1, SET SECCDAT /SELECT SECTOR BUFR AS DATA LINE SOURCE
1227
1228 1211 2073      ICT
1229 1212 0075      LSR
1230 1213 0064      LSP
1231

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 9-4

```

1232 1214 2274      LCT        /SET UP THE BIT COUNT TO 8 BITS OR 12 BITS
1233 1215 2307      ==0-1
1234 1216 2150      BR X119IT F
1235 1217 1152      BYTEOUT
1236 1227 0072      LCT
1237 1221 3363      ==12-1
1238
1239 1222 2212      JUMP F2     /GO MOVE A BYTE TO INTERFACE
1240 1223 1152      BYTECUT

1241
1242
1243
1244      /(ROUTINE: READ STATUS)
1245
1246 1224 2240      RUSTAT, OPEN TEMPD /SELECT THE SOFT UNIT SCRATCH PAD
1247
1248 1225 2234      UNIT ONE   /PRESELECT UNIT ONE
1249 1226 4272      LCT
1250 1227 2260      2
1251
1252
1253 1232 0174      BR FLAG0 ZERO /WHICH UNIT? FLAG0=UNIT 1
1254 1231 1235      ==4       /UNIT 1. SKIP UNIT 0 SETUP
1255
1256 1232 2234      UNIT ZERO   /SELECT UNIT ZERO
1257 1233 2270      LCT
1258 1234 2200      OCTAL
1259 1234 2200      20
1260 1235 2275      DECIMAL
1261
1262 1235 2275      LSR        /STORE SOFT UNIT BIT
1263 1236 2264      LSP
1264
1265 1237 0072      LCT
1266 1240 1765      PNTRDY
1267 1241 2226      JUMP FS
1268 1242 2642      CHKRDY
1269
1270
1271
1272 1243 2214      CLRD, OPEN STAT /CLEAR INIT DONE BIT OF STAT
1273 1244 2071      ESP
1274 1245 2075      LSR       /STATUS TO SHIFT REG
1275
1276 1246 2261      FLAG OFF
1277 1247 2070      LCT
1278 1250 0372      ==5-1
1279 1251 0122      ROT, BR SR7 T /SEND AROUND SHIFT OF FIRST 5 BITS
1280 1252 1256      ==4
1281 1253 0074      ROTATE ZERO
1282 1254 0212      JUMP F2
1283 1255 1257      ==2
1284 1256 0076      ROTATE ONE
1285 1257 3073      ICT
1286 1260 0124      BR COFL F

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 9-5

1287 1261 1251 .-8
1288 1262 0176 BR FLAG0 T /IF FLAG IS SET THEN ROTATE IS DONE
1289 1263 1272 GODUN
1290 1264 0062 FLAG ON
1291 1265 0074 ROTATE ZERO /IF NOT, CLEAR INIT DONE AND FINISH ROTATE
1292 1266 0070 LCT
1293 1267 0375 -2-1
1294 1270 0212 JUMP F2
1295 1271 1251 ROT
1296
1297
1298
1299
1300 1272 0064 GODUN, LSP /RESTORE STAT AND GO DONE
1301 1273 0212 JUMP F2
1302 1274 1006 OKDONE
1303
1304 /ROUTINE: READ ERROR REGISTER
1305
1306
1307
1308 1275 0212 RDERRG, OPEN ERREG
1309 1276 0212 JUMP F2
1310 1277 1010 OKDONE+2
1311
1312
1313 /SUBROUTINE: DELAY]. THIS SUBROUTINE PROVIDES DELAYS IN MULTIPLES
1314 /OF .1MS. ENTER WITH RETURN ADDRESS IN THE SHIFT REG,
1315 /AND MULTIPLIER IN THE COUNTER
1316
1317
1318 1300 0264 DELAY, OPEN RTNB /SAVE THE RETURN ADDRESS
1319 1301 0064 LSP
1320
1321 1302 0075 LSR /MULTPLIER TO SHIFT REGISTER
1322
1323 1303 0070 LCT /DELAY 490 CYCLES (98 MICRO SECONDS)
1324 1304 0205 -122-1
1325 1305 0073 ICT
1326 1306 0264 OPEN RTNB
1327 1307 0124 BR COFL F
1328 1314 1305 .-3
1329
1330 1311 0071 ESP /MOVE MULTIPLIER TO CNTR VIA RTNB
1331 1312 0064 LSP
1332 1313 0075 LSR
1333 1314 0071 ESP
1334 1315 0064 LSP
1335
1336 1316 0073 ICT /INCREMENT THE MULTIPLIER
1337
1338 1317 0124 BR COFL F /ANY MORE .1MS LOOPS?
1339 1328 1301 DELAY+1 /YES, GO TO IT
1340
1341 1321 0223 JUMP F4 IND /NO, RETURN FROM SUBROUTINE

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 9-6

1342
1343 /SUBROUTINE: WRITE ZEROES]
1344 /THIS SUBROUTINE WRITES A SPECIFIED NUMBER OF ZEROS IF
1345 /WRITE GATE IS ON. IF WRITE GATE IS OFF IT ACTS AS A
1346 /DELAY OF 1.5 BITS. ENTRANCE IS MADE WITH RETURN ADDRESS
1347 /IN THE SR, NUMBER OF BITS IN THE CNTR, AND A CLOCK
1348 /TRANSITION OCCURRING IMMEDIATELY PRIOR TO THE JUMP INTO
1349 /THIS SUBROUTINE.
1350
1351
1352 1322 0274 PRTVS, OPEN RTN /SAVE RETURN ADDRESS
1353 1323 0064 LSP
1354
1355 1324 0075 LSR /PUT BIT COUNTER IN SR
1356
1357 1325 0030 OPEN TEMP A /TEMPA IS THE PATH THROUGH THE SR
1358
1359 1326 0070 LOOP, LCT /STALL 2.6 MICRO SECONDS
1360 1327 0374 -3-1
1361 1330 0073 ICT
1362 1331 0124 BR COFL F
1363 1332 1330 .-2
1364 1333 0064 LSP /NOOP
1365 1334 0071 ESP /LOOP
1366
1367 1335 0063 TCG FLAG /WRITE A CLOCK TRANSITION IF WRT GATE IS SET
1368
1369 1336 0064 LSP /PUT BIT COUNT IN THE COUNTER
1370 1337 0071 ESP
1371
1372 1340 0073 ICT /INCREMENT BIT COUNT
1373
1374 1341 0075 LSR /PUT UPDATED BIT COUNT BACK IN SR
1375
1376 1342 0124 BR COFL F /DONE ALL BITS?
1377 1343 1326 LOOP /NO
1378
1379 1344 0074 OPEN RTN /YES, RETURN FROM SUBROUTINE
1380 1345 0027 JUMP IND F1
1381
1382
1383 1346 0222 PGOTIT, JUMP F4 /POINTER TO GETWORD FROM WAITRUN
1384 1347 2010 GOTIT
1385
1386
1387 /ROUTINE: INITIALIZE CONT.
1388
1389 1350 0061 TEST2, FLAG OFF /CLEAR FLAG TO INDICATE R10 IS BEING TESTED
1390
1391 1351 0070 TEST1, LCT /LOOP TO TEST THAT SR IS 252 AND THAT
1392 1352 0372 -5-1 /IT CAN BE SHIFTED.
1393 1353 0120 TSTAGN, BR SR7 ZERO
1394 1354 1374 INTER1
1395 1355 0076 ROTATE ONE
1396 1356 0122 BR SR7 ONE

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9117 PAGE 9-7

1397	1357	1374	INTER1	/TEST FAILURE
1398	1360	0074	ROTATE ZERO	
1399	1361	0073	ICT	
1400	1362	0124	BR COFL F	
1401	1363	1353	TSTAGN	
1402				
1403	1364	0250	OPEN R10	/CONTENTS OF R10 TO SR, SHOULD BE 125
1404	1365	0071	ESP	
1405	1366	0075	LSR	
1406				
1407	1367	0074	ROTATE ZERO	/SHIFT SR ONCE TO CHANGE 125 TO 252
1408				
1409	1370	0176	BR FLAG0 ONE	/HAS R10 BEEN TESTED ALREADY?
1410	1371	1350	TEST2	/NO
1411				
1412	1372	0202	TESTDN, JUMP F0	/YES, RETURN TO REMAINING INITIALIZE ROUTINE
1413	1373	0004	TSTRTN	
1414				
1415	1374	0006	INTER1, SET ERR	/SELF TEST ERROR, SET ERROR AND GO SET DONE
1416	1375	0212	JUMP F2	
1417	1376	1031	STDONE	
1418				
1419	1377	0000	0	/OPEN

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9117 PAGE 10

1420				/[SUBROUTINE] FINDHEADER AND FIND DATA ADDRESS MARK]
1421				/SUBROUTINE TO LOCATE A LEGAL HEADER (CORRECT CRC AND TRACK 0)
1422				/ENTER WITH THE RETURN ADDRESS IN CNTR. ALSO ROUTINE TO FIND A DATA MARK
1423				/OR DELETED DATA MARK.
1424				
1425				/THIS ROUTINE LOCATES A SIX BYTE PREAMBLE OF ZEROS.
1426				
1427				
1428	1400	0264	FINDHD, OPEN RTNB	/STORE RETURN ADDRESS
1429	1401	0075	LSR	
1430	1402	2464	LSP	
1431				
1432	1403	0230	OPEN TEMP A	/256 TO BAD START INNER COUNT
1433	1404	0078	LCT	
1434	1405	0377	-1	
1435	1406	0075	LSR	
1436	1407	0064	LSP	
1437				
1438	1410	0234	OPEN TEMP B	/3 TO CNTR FOR BAD START OUTER COUNT, 768 BAD STARTS ALLOWED
1439	1411	0079	LCT	
1440	1412	0378	-3-1	
1441				
1442	1413	0075	TRYAGN, LSR	/RESTORE BAD START COUNT
1443	1414	0064	LSP	
1444				
1445	1415	0045	CLR BAR LONG	/RESET FOR A COUNT OF 4896 AS PREAMBLE FAILURE COUNT
1446				
1447	1416	0240	OPEN TEMP C	/24 TO CNTR AS ZERO BIT COUNT
1448	1417	0072	LCT	
1449	1420	0347	-24-1	
1450	1421	0075	MOREBS, LSR	/RESTORE ZERO BIT COUNT
1451	1422	0064	LSP	
1452				
1453	1423	0070	LCT	/PUT 0 IN SR7 FOR DATA COMPARISONS, ALSO CONSTANT FOR 40 MICRO SEC WAIT BRANCH
1454	1424	0067	-200-1	
1455	1425	0075	LSR	
1456				
1457	1426	0346	WBR SEPCLK T	/WAIT 40 MICRO SECONDS FOR SEP CLK
1458	1427	1432	+3	
1459				
1460	1430	0216	JUMP F3	/ERROR, NO SEP CLK
1461	1431	1667	TIMERR	
1462				
1463	1432	0154	BR DEGSR7 F	/WHAT IS SEP DATA?
1464	1433	1746	NOZERO	/ONE, GO CHECK PREAMBLE FAILURES
1465				
1466	1434	0071	ESP	/ZERO FOUND, CHECK ZERO COUNT
1467	1435	0073	ICT	
1468	1436	0124	BR COFL F	
1469	1437	1421	MOREBS	/NEED MORE ZEROES FOR PREAMBLE
1470	1440	0061	FLAG OFF	/FOUND PREAMBLE, CLR FLAG TO INDICATE SEARCH FOR IDAM
1471				
1472	1441	0045	GETDAM, CLR BAR LONG	/START SEARCH FOR IDAM OR DATA AM, BAR IS NOSTART COUNTER
1473				
1474	1442	0070	LCT	/WAIT 40 MICRO SEC FOR SEP CLK

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 10-1

1475	1443	2067	-200-1	
1476	1444	0340	*BR SEPCLK T	
1477	1445	1450	.+3	
1478	1446	2216	JUMP F3	/TIMING ERROR
1479	1447	1667	TIMERR	
1480				
1481	1450	2156	BR DEQSR7 T	/WHAT IS SEP DATA?
1482	1451	1755	NOTYET	/ZERO, GO DETERMINE IF TO MANY STARTS
1483				
1484	1452	2164	BR MCEQSR F	/ONE, MISSING CLOCK?
1485	1453	1673	BADSRT	/YES, SHOULDN'T HAVE BEEN
1486				
1487	1454	0057	PRECRC	/JAM 1ST TWO BITS OF CRC
1488	1455	0056	CRC ONE	
1489	1456	2056	CRC ONE	
1490				
1491	1457	2070	LCT	/WAIT 40 MICRO SECONDS FOR SECOND CELL
1492	1460	0067	-200-1	
1493	1461	0346	*BR SEPCLK T	
1494	1462	1465	.+3	
1495	1463	0216	JUMP F3	
1496	1464	1667	TIMERR	
1497				
1498	1465	2156	BR DEQSR7 T	/DATA SHOULD BE 1, MISSING CLK SHOULD BE T
1499	1466	1673	BADSRT	
1500	1467	0166	BR MCEQSR T	
1501	1470	1673	BADSRT	
1502				
1503	1471	0056	CRC ONE	/JAM 3 MORE CRC BITS
1504	1472	0056	CRC ONE	
1505	1473	0056	CRC ONE	
1506				
1507	1474	2070	LCT	/WAIT FOR THIRD BIT CELL
1508	1475	0067	-200-1	
1509	1476	0346	*BR SEPCLK T	
1510	1477	1502	.+3	
1511	1500	0216	JUMP F3	
1512	1501	1667	TIMERR	
1513				
1514	1502	0154	BR DEQSR7 F	/DATA SHOULD BE 0, MISSING CLK SHOULD BE F
1515	1503	1673	BADSRT	
1516	1504	0164	BR MCEQSR F	
1517	1505	1673	BADSRT	
1518				
1519	1506	2070	LCT	/CLEAR SR
1520	1507	0000	0	
1521	1510	0075	LSR	
1522				
1523	1511	2072	LCT	/WAIT FOR 4TH BIT CELL
1524	1512	0067	-200-1	
1525	1513	0346	*BR SEPCLK T	
1526	1514	1517	.+3	
1527	1515	0216	JUMP F3	
1528	1516	1667	TIMERR	
1529				

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 10-2

1530	1517	2154	BR DEQSR7 F	/DATA SHOULD BE 0, MISSING CLK SHOULD BE F
1531	1520	1673	BADSRT	
1532	1521	2002	LDHD	/NOOP FOR LONG SEP CLOCK
1533	1522	2042	LDHD	/NOOP FOR LONG SEP CLOCK
1534	1523	2164	BR MCEQSR F	
1535	1524	1673	BADSRT	
1536				
1537	1525	2070	LCT	/WAIT FOR FIFTH BIT CELL
1538	1526	0067	-200-1	
1539	1527	0346	*BR SEPCLK T	
1540	1532	1533	.+3	
1541	1531	2216	JUMP F3	
1542	1532	1667	TIMERR	
1543				
1544	1533	2156	BR DEQSR7 T	/DATA SHOULD BE 1
1545	1534	1673	PADSRT	
1546				
1547	1535	2170	BR FLAG0 T	/IF FLAG SET FINISH LOOKING FOR DATA AM
1548	1536	1675	DAM	
1549				
1550	1537	0166	BR MCEQSH F	/FINISH IDAM, MISSING CLK SHOULD BE F
1551	1540	1673	BADSRT	
1552				
1553	1541	2256	CRC ONE	/JAM 6TH CRC BIT OF IDAM
1554				
1555	1542	2270	LCT	/WAIT FOR SIXTH BIT CELL
1556	1543	0067	-200-1	
1557	1544	0346	*BR SEPCLK T	
1558	1545	1550	.+3	
1559	1546	2216	JUMP F3	
1560	1547	1667	TIMERR	
1561				
1562	1552	2156	BR DEQSR7 T	/DATA SHOULD BE 1, MISSING CLK SHOULD BE F
1563	1551	1673	BADSRT	
1564	1552	2164	BR MCEQSH F	
1565	1553	1673	BADSRT	
1566				
1567	1554	2042	LDHD	/NOOP FOR LONG SEP CLOCK
1568				
1569	1555	2056	CRC ONE	/JAM 7TH CRC BIT OF IDAM
1570				
1571	1556	2070	LCT	/WAIT FOR SEVENTH BIT CELL
1572	1557	0067	-200-1	
1573	1560	0346	*BR SEPCLK T	
1574	1561	1564	.+3	
1575	1562	2216	JUMP F3	
1576	1563	1667	TIMERR	
1577				
1578	1564	2156	BR DEQSR7 T	/DATA SHOULD BE 1, MISSING CLK SHOULD BE T
1579	1565	1673	BADSRT	
1580	1566	0166	BR MCEQSR T	
1581	1567	1673	BADSRT	
1582				
1583	1570	0054	CRC ZERO	/IDAM FOUND, JAM LAST CRC BIT
1584				

1585
 1586
 1587
 1588
 1589 /THIS ROUTINE COMPARES THE HEADER TRACK ADDRESS TO THE
 1590 /DESIRED TRACK ADDRESS ON THE FLY. IT IS ENTERED AFTER
 1591 /FINDING THE IDAM. ERREG BIT 7 IS SET IF AN ERROR IS DETECTED.
 1592
 1593
 1594 1571 0220 HDRCOM, OPEN TARTRK /TARGET TRACK ADDRESS TO SR
 1595 1572 0071 ESP
 1596 1573 0075 LSR
 1597
 1598 1574 0070 LCT /SET BIT COUNTER TO 8
 1599 1575 0367 =8-1
 1600
 1601 1576 0144 AGAIN3, BR SEPCLK F /WAIT FOR BIT CELL
 1602 1577 1576 .-1
 1603
 1604 1600 0156 BR DEQSR7 T /SEP DATA EQUAL TO SR??
 1605 1601 1605 .+4 /NO, TRACK COMPARE ERROR
 1606
 1607 1602 0074 ROTATE ZERO /YES, GET NEXT TRACK ADDRESS BIT
 1608 1603 0216 JUMP F3
 1609 1604 1610 .+4
 1610
 1611 1605 0210 OPEN ERREG /SET ERREG BIT 7 TO INDICATE TRACK ERROR
 1612 1606 0076 ROTATE ONE
 1613 1607 0064 LSP
 1614
 1615 1610 0055 DATCRC /UPDATE THE CRC
 1616
 1617 1611 0073 ICT /INCREMENT AND TEST THE BIT COUNTER
 1618 1612 0124 BR COFL F
 1619 1613 1576 AGAIN3 /GO DO NEXT BIT
 1620
 1621 1614 0070 LCT /TRACK COMPARED, SET UP BIT COUNTER FOR 8 BYTE
 1622 1615 0367 =8-1
 1623
 1624 1616 0144 AGAIN4, BR SEPCLK F /WAIT FOR BIT
 1625 1617 1616 .-1
 1626
 1627 1620 0061 FLAG OFF /CLEAR FLAG FOR NEXT ROUTINE
 1628 1621 0061 FLAG OFF /NOOP FOR LONG SEP CLK
 1629 1622 0061 FLAG OFF /NOOP FOR LONG SEP CLK
 1630 1623 0061 FLAG OFF /NOOP FOR LONG SEP CLK
 1631
 1632 1624 0055 DATCRC /UPDATE CRC
 1633
 1634 1625 0073 ICT /INCREMENT AND TEST BIT COUNT
 1635 1626 2124 BR COFL F
 1636 1627 1616 AGAIN4 /GO DO ANOTHER BIT
 1637
 1638
 1639

1640 /THIS ROUTINE COMPARES THE HEADER SECTOR ADDRESS WITH THE
 1641 /TARGET SECTOR ADDRESS ON THE FLY. IT IS ENTERED FROM
 1642 /THE TRACK COMPARE ROUTINE. A MISMATCH WILL SET THE FLAG.
 1643
 1644
 1645 1630 0224 OPEN TARSEC /TARGET SECTOR ADDRESS TO SR
 1646 1631 0071 ESP
 1647 1632 0075 LSR
 1648
 1649 1633 0070 LCT /SET UP BIT COUNTER FOR 8 BITS
 1650 1634 0367 =8-1
 1651
 1652 1635 0144 AGAIN5, BR SEPCLK F /WAIT FOR A BIT
 1653 1636 1635 .-1
 1654
 1655 1637 0156 BR DEQSR7 T /HOW DO THEY COMPARE?
 1656 1638 1643 .+3 /BAD, GO SET THE FLAG
 1657
 1658 1641 0216 JUMP F3 /GOOD, SKIP THE ERROR FLAG.
 1659 1642 1644 .+2
 1660
 1661 1643 0262 FLAG ON /SET FLAG TO INDICATE MISMATCH
 1662
 1663 1644 0074 ROTATE ZERO /BRING UP NEXT BIT
 1664
 1665 1645 0055 DATCRC /UPDATE THE CRC
 1666 1646 0073 ICT /BUMP THE BIT COUNTER
 1667 1647 0124 BR COFL F
 1668 1648 1635 AGAIN5 /ALL BITS COMPARED?
 1669
 1670 1651 0070 LCT /YES, SETUP TO WAIT FOR END OF
 1671 1652 0347 .-24-1 /CRC
 1672
 1673 1653 0144 AGAIN6, BR SEPCLK F /WAIT FOR BIT
 1674 1654 1653 .-1
 1675
 1676 1655 0074 ROTATE ZERO /NOOP FOR LONG SEP CLK
 1677 1656 0074 ROTATE ZERO
 1678 1657 0074 ROTATE ZERO
 1679 1658 0074 ROTATE ZERO
 1680
 1681 1661 0055 DATCRC /UPDATE CRC
 1682
 1683 1662 0073 ICT /BUMP THE BIT COUNTER
 1684 1663 0124 BR COFL F
 1685 1664 1653 AGAIN6 /ALL DONE?
 1686
 1687 1665 0226 JUMP FS /YES, SO CHECK IF CRC IS ALL ZEROES
 1688 1666 2515 CKHRC
 1689
 1690
 1691 1667 0070 TIMERR, LCT /4P MICROSEC PASSED AND NO SEP CLOCK HAS BEEN
 1692 1670 0110 KTIMERR
 1693 1671 0226 JUMP FS
 1694 1672 2612 GOERDN

/RX91 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 10-5

1695
1696
1697 1673 0226 BADSRT, JUMP F5 /POINTER TO BADSTART ON IDAM OR DATA AM
1698 1674 2555 BDSRT
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708 1675 0166 DAM, BR MCEQSR T /MISSING CLK SHOULD BE T
1709 1676 1673 BADSRT
1710
1711 1677 0054 CRC ZERO /JAM 6TH CRC BIT OF DATA AM
1712
1713 1700 0070 LCT /WAIT FOR SIXTH BIT CELL
1714 1701 0067 -200-1
1715 1702 0346 WBR SEPCLK T
1716 1703 1706 ,+3
1717 1704 0216 JUMP F3
1718 1705 1667 TIMERR
1719
1720 1706 0164 BR MCEQSR F /MISSING CLK SHOULD BE F
1721 1707 1673 BADSRT
1722 1710 0042 LDMD /NOOP FOR LONG SEP CLK
1723
1724 1711 0156 BR DEQSRT T /IF DATA=0 THEN LOOK FOR DELETED DATA AM
1725 1712 1727 DELDAT
1726
1727 1713 0056 CRC ONE /JAM 7TH BIT OF DATA AM
1728
1729 1714 0070 LCT /WAIT FOR SEVENTH BIT OF DATA AM
1730 1715 0067 -200-1
1731 1716 0346 WBR SEPCLK T
1732 1717 1722 ,+3
1733 1720 0216 JUMP F3
1734 1721 1667 TIMERR
1735
1736 1722 0056 CRC ONE /JAM LAST BIT OF DATA AM
1737
1738 1723 0154 BR DEQSRT F /DATA SHOULD BE 1
1739 1724 1742 ENDAM /FLAG IS SET TO INDICATE NORMAL DATA MARK
1740
1741 1725 0216 JUMP F3
1742 1726 1673 BADSRT /LAST DATA BIT WAS BAD
1743
1744
1745 1727 0054 DELDAT, CRC ZERO /JAM 7TH CRC BIT OF DEL DATA AM
1746
1747 1730 0070 LCT /WAIT FOR 7TH CELL OF DEL DATA AM
1748 1731 0067 -200-1
1749 1732 0346 WBR SEPCLK T

/RX91 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 10-6

1750 1733 1736 ,+3
1751 1734 0216 JUMP F3
1752 1735 1667 TIMERR
1753
1754 1736 0061 FLAG OFF /CLR FLAG TO INDICATE DELETED DATA MARK
1755
1756 1737 0054 CRC ZERO /JAM LAST CRC BIT OF DEL DATA AM
1757
1758 1740 0154 BR DEQSRT F /DATA SHOULD BE 0
1759 1741 1673 BADSRT
1760
1761 1742 0164 ENDAM, BR MCEQSR F /MISSING CLK SHOULD BE F FOR BOTH DATA AM'S
1762 1743 1673 BADSRT
1763
1764 1744 0222 JUMP F4 /GO PICK UP DATA FIELD
1765 1745 2206 DATA
1766
1767
1768 1746 0046 NOZERO, INCR RAR /INCREMENT AND TEST PREAMBLE FAILURE COUNT
1769 1747 0160 BR BAROFL F
1770 1750 1416 TRYAGN+3 /OK, TRY AGAIN FOR A PREAMBLE
1771
1772 1751 0070 NXPRAM, LCT /TOO MANY BITS WITH NO ZEROES
1773 1752 0120 NXPRAM
1774 1753 0226 JUMP F5
1775 1754 2610 GOERDN
1776
1777 1755 2246 NOTVET, INCR BAR /INCR AND TEST IDAM OR DATA AM START FAILURE COUNT
1778 1756 0042 LDHD /NOOP FOR LONG SEP CLK
1779 1757 0160 BR BAROFL F
1780 1760 1442 GETDAM+1 /OK, TRY AGAIN
1781
1782 1761 0070 NXIDAM, LCT /TOO MANY ZEROES WHILE LOOKING FOR START OF
1783 1762 0130 NXIDAM
1784 1763 0226 JUMP F5 /IDAM OR DATA AM
1785 1764 2610 GOERDN
1786
1787
1788
1789 1765 0212 PTRDY, JUMP F2 /POINTERS FROM CHECKRDY SUBROUTINE TO RDSTAT ROUTINE
1790 1766 1243 CLRID
1791 1767 0212 PYSRDY, JUMP F2
1792 1772 1243 CLRID
1793
1794 1771 0212 PNORDY, JUMP F2 /POINTERS FROM CHECK RDY TO INITIALIZE ROUTINE
1795 1772 1006 OKDONE
1796 1773 0226 JUMP F5
1797 1774 2631 INTRDY
1798
1799 1775 0000 0 /OPEN
1800 1776 0000 0 /OPEN
1801 1777 0000 0 /OPEN
1802

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9:17 PAGE 11

1803 /SUBROUTINES: GETWORD AND GETCOMMAND
1804 /SUBROUTINE TO GET AN EIGHT BIT WORD FROM THE INTERFACE,
1805 /IF TALKING TO A PDP8 INTERFACE IN 12 BIT MODE, THERE
1806 /WILL BE FOUR MEANINGLESS BITS PRECEDING THE DESIRED EIGHT
1807 /BIT WORD, ENTER THIS SUBROUTINE WITH THE RETURN ADDRESS
1808 /IN THE COUNTER, EXIT WITH THE ONES COMPLIMENT OF THE
1809 /DESIRED WORD IN THE SHIFT REGISTER, PARITY IS COMPUTED AND
1810 /CHECKED ON ALL WORDS.
1811
1812 2000 0012 GETWRD, SET XREQ /REQUEST A WORD FROM INTERFACE
1814 2001 0075 GETCMD, LSR /STASH THE RETURN ADDRESS
1816 2002 0270 OPEN RTNA
1817 2003 0064 LSP
1818
1819 2004 0070 LCT /CALL SUBR WAITRN TO WAIT FOR A WORD
1820 2005 1346 PGOTIT
1821 2006 0222 JUMP F4
1822 2007 2312 WAITRN
1823
1824 2010 0061 GOTIT, OFF FLAG /CLEAR FLAG FOR PARITY CHECK
1825
1826 2011 0004 CLR ERR /IN CASE RUN WAS A RESPONSE TO DONE
1827 2012 0020 CLR DONE
1828
1829 2013 0070 LCT /SET UP BIT COUNT IN CNTR, 8 BIT OR 12 BIT
1830 2014 0367 =8-1
1831 2015 0150 BR XIIBIT F
1832 2016 2021 .+3
1833 2017 0070 LCT
1834 2022 0363 =12-1
1835
1836 2021 0112 =ATDAT, BR DATAIN ONE /WHAT IS THE DATA BIT?
1837 2022 2230 GOTONE /ITS A ONE, GO SAVE IT
1838
1839 2023 0126 BR COFL T /ITS A ZERO, WAS IT THE PARITY BIT (9TH BIT)?
1840 2024 2041 CHKPAR /YES, GO CHECK PARITY
1841
1842 2025 0076 ROTATE ONE /NO SAVE THE DATA BIT COMPLIMENTED IN SR
1843
1844 2026 0222 JUMP F4 /GO SHIFT UP ANOTHER BIT.
1845 2027 2234 NUTHER
1846
1847
1848
1849
1850 2032 2063 GOTONE, TUG FLAG /COMPLIMENT THE PARITY GENERATOR
1851 2031 2126 BR COFL T /HAS IT THE PARITY BIT?
1852 2032 2041 CHKPAR /YES, GO CHECK PARITY
1853
1854 2033 0278 ROTATE ZERO /NO, SAVE THE COMPLIMENTED DATA BIT IN SR
1855
1856 2034 7026 NUTHER, SET SHIFT /SHIFT PULSE AND INCREMENT BIT COUNT
1857

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9:17 PAGE 11-1

1858 2035 0273 ICT
1859 2036 2024 CLR SHIFT
1860
1861 2037 0222 JUMP F4 /GO TEST THIS BIT.
1862 2038 2021 =ATDAT
1863
1864
1865 2041 2176 CHKPAR, BR FLAG0 ONE /WHERE THERE AN ODD NO. OF ONES?
1866 2042 2076 GOTARD /YES, PARITY NOT GOOD
1867
1868 2043 2014 OPEN STAT /NO, STAT TO SR
1869 2044 0271 ESP
1870 2045 2075 LSR
1871
1872 2046 0070 LCT /END AROUND SHIFT OF UPPER 5 BITS OF STAT IN SR
1873 2047 0372 =5-1
1874 2050 0122 =2 SR7 T
1875 2051 2055 .+4
1876 2052 0074 ROTATE ZERO
1877 2053 0222 JUMP F4
1878 2054 2056 .+2
1879 2055 0076 ROTATE ONE
1880 2056 0073 ICT
1881 2057 2124 BR COFL F
1882 2060 2050 .+8
1883
1884 2061 2074 ROTATE ZERO /CLEAR INIT DONE
1885 2062 0276 ROTATE ONE /SET PARITY ERROR
1886
1887 2063 2122 BR SR7 T /END AROUND SHIFT OF CRC ERROR BIT OF STAT IN SR
1888 2064 2070 .+4
1889 2065 2074 ROTATE ZERO
1890 2066 3222 JUMP F4
1891 2067 2071 .+2
1892 2070 2076 ROTATE ONE
1893
1894 2071 2064 LSP /RESTORE STAT TO SCRATCH PAD
1895
1896 2072 0070 LCT /ERRCODE FOR PARITY ERROR
1897 2073 0210 KPARER
1898 2074 3226 JUMP F5
1899 2075 2610 GCERDN
1900
1901 2076 0278 GOTRD, OPEN RTNA /WORD WAS GOOD, EXIT FROM GETRD, GETCMD
1902 2077 0203 JUMP F4 IND

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 12

1981
1984 /[SUBROUTINE: STEPHEAD]
1985 /THIS SUBROUTINE WILL STEP THE SPECIFIED NUMBER OF TRACKS IN THE
1986 /SPECIFIED DIRECTION. DIRECTION IS DETERMINED BY THE HD DIR FLOP
1987
1988 /THE NUMBER OF STEPS IS IN THE SR. RETURN ADDRESS IS IN THE CNTR.
1989 /EXIT IS TO THE RETURN ADDRESS IF HOME IS DETECTED. EXIT IS TO RETURN
1990 /PLUS 2 IF THE LAST STEP HAS BEEN TAKEN. AFTER THE LAST STEP IS TAKEN,
1991 /THE HEAD IS LOADED AND A 25MS DELAY IS EXECUTED FOR HEAD SETTLE TIME
1992
1993
1994
1995 2100 0270 STEPHD, OPEN RTNA /STORE RETURN ADDR AND MOVE STEP COUNT TO CNTR
1996 2101 0064 LSP
1997 2102 0075 LSR
1998 2103 0071 ESP
1999 2104 0064 LSP
1999
1999
1999
1999 2105 0136 CKHOME, BR HOME T /IS THE HEAD HOME?
2000 2106 2150 OUT /YES, GO EXIT
1999
1999
1999 2107 0073 ICT /NO, INCREMENT STEP COUNT AND STORE IN TEMP
1999 2110 0075 LSR
1999 2111 0230 OPEN TEMPA
1999 2112 0064 LSP
1999
1999
1999 2113 0070 LCT /PASS 30 TO DELAY SUBR FOR 3MS DELAY
1999 2114 2124 SECPLS
1999 2115 0075 LSR
1999 2116 0070 LCT
1999 2117 0341 -30-1
1999
1999
1999 2120 0012 SET STPHD /ISSUE STEP PULSE
1999 2121 0010 CLR STPHD
1999
1999 2122 0212 JUMP F2 /CALL DELAY SUBR
1999 2123 1300 DELAY
1999
1999 2124 0212 SECPLS, SET STPHD /ISSUE SECOND STEP PULSE
1999 2125 0010 CLR STPHD
1999
1999 2126 0070 LCT /CALL DELAY FOR 3MS DELAY
1999 2127 2135 DONSTP
1999 2130 0075 LSR
1999 2131 0270 LCT
1999 2132 0341 -30-1
1999 2133 0212 JUMP F2
1999 2134 1300 DELAY
1999
1999 2135 0230 DONSTP, OPEN TEMPA /CHECK STEP COUNT
1999 2136 0071 ESP
1999 2137 2124 BR COFL F
1999 2140 2105 CKHOME /NOT DONE, GO CHECK IF HOME
1999

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9817 PAGE 12-1

1958 2141 0270 OPEN RTNA /DONE STEPPING, INCREMENT RETURN ADDRESS BY 2
1959 2142 0071 ESP
1960 2143 0073 ICT
1961 2144 0073 ICT
1962
1963 2145 0270 DLV25, OPEN RTNA /STORE RETURN ADDRESS ALSO START OF 25MS DELAY SUBROUTINE
1964 2146 0075 LSR
1965 2147 0064 LSP
1966
1967 2150 0042 OUT, LDHD /LOAD HEAD
1968 2151 0250 OPEN TEMPE /SET SOFT HD LOAD BIT
1969 2152 0070 LCT
1970 2153 0200 OCTAL
1971 2154 0200 200
1972 2155 0075 DECIMAL
1973 2156 0064 LSR
1974 2157 2165 LSP
1975
1976 2158 0070 LCT /CALL DELAY SUBR FOR 25MS DELAY
1977 2159 2165 DONDLY
1978 2160 0075 LSR
1979 2161 0270 LCT
1980 2162 0000 -255-1
1981 2163 0212 JUMP F2
1982 2164 1300 DELAY
1983
1984 2165 0270 DONDLY, OPEN RTNA /RETURN FROM STEP HEAD OR DELAY 25MS SUBROUTINE
1985 2166 0203 JUMP F0 IND
1986
1987
1988
1989
1990
1991
1992
1993 /[ROUTINE: READ SECTOR CONT.]
1994
1995 2167 0070 READ, LCT /3 TO DATA MARK TRY COUNTER
1996 2170 0374 -3-1
1997 2171 0234 OPEN TEMPB
1998 2172 0075 LSR
1999 2173 0064 LSP
2000
2001 2174 0070 LCT /STALL FOR 96 MICRO SEC (3 BYTES) TO AVOID WRT TURN ON SPLASH
2002 2175 0207 -120-1
2003 2176 0073 ICT
2004 2177 0062 FLAG ON /SET THE FLAG TO SPECIFY DATA AM IN FIND AM ROUTINE
2005 2200 0124 BR COFL F
2006 2201 2176 -.3
2007
2008 2202 0073 ICT /CLR COUNTER AND SR
2009 2203 0075 LSR
2010
2011 2204 0216 JUMP F3 /GO TRY FIND THE ADDRESS MARK
2012 2205 1441 GETDAM

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9:17 PAGE 12-2

2013
2014
2015 /THIS ROUTINE FOLLOWS THE DISCOVERY OF A DATA MARK OR
2016 /A DELETED DATA MARK. IT MOVES THE NEXT 1024 BITS
2017 /INTO THE SECTOR BUFFER, THEN PICKS UP AND CHECKS THE CRC.
2018
2019 2206 0044 DATA, CLR BAR /CLEAR THE BUFFER ADDRESS REGISTER
2020
2021 2207 0144 BR SEPCLK F /WAIT FOR CLOCK
2022 2210 2207 .=1
2023
2024 2211 0053 START WRTBUF /START THE WRITE PULSE FOR THIS BIT
2025
2026 2212 0055 DATCRC /UPDATE THE CRC WITH SEP DATA
2027
2028 2213 0162 BR BAROFL T /IS BUFFER FULL YET?
2029 2214 2221 GETCRC /YES, GO GET THE CRC
2030
2031 2215 0050 FIN WRTBUF /NO, END THE WRITE PULSE
2032
2033 2216 0046 INCR BAR /ADDRESS NEXT SECTOR BUFFER CELL
2034
2035 2217 0222 JUMP F4 /LOOP BACK FOR NEXT BIT
2036 2220 2207 DATA+1
2037
2038 2221 0050 GETCRC, FIN WRTBUF /END THE WRITE PULSE FOR THE LAST BIT
2039
2040 2222 0070 LCT /SET BIT COUNT TO 16 FOR 2 BYTE CRC
2041 2223 0357 .=16-1
2042
2043 2224 0144 BR SEPCLK F /WAIT FOR NEXT BIT
2044 2225 2224 .=1
2045
2046 2226 0042 LDHD /4 NOOPS FOR LONG SEP CLOCK
2047 2227 0042 LDHD
2048 2230 0042 LDHD
2049 2231 0042 LDHD
2050
2051 2232 0055 DATCRC /PUT CRC BIT IN THE CRC GENERATOR
2052 2233 0073 ICT /INCREMENT AND TEST BIT COUNT
2053 2234 0124 BR COFL F
2054 2235 2224 .=9 /NOT DONE, GET ANOTHER
2055
2056 2236 0214 OPEN STAT /STATUS TO SHFTF REG
2057 2237 0071 ESP
2058 2240 2075 LSR
2059
2060 2241 0122 BR SR7 T /END AROUND SHIFT OF DRV RDY BIT OF STAT IN SR
2061 2242 2246 .=4
2062 2243 0074 ROTATE ZERO
2063 2244 0222 JUMP F4
2064 2245 2247 .=2
2065 2246 0076 ROTATE ONE
2066
2067 2247 0176 BR FLAG0 T /SET DEL DATA BIT OF STAT IF FLAG0

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9:17 PAGE 12-3

2068 2252 2254 .=4
2069 2251 2276 ROTATE ONE
2070 2252 0222 JUMP F4
2071 2253 2255 .=2
2072 2254 2274 ROTATE ZERO
2073
2074 2255 2273 LCT /SEND AROUND SHIFT OF NEXT 5 BITS OF STAT IN SR
2075 2256 0372 .=5-1
2076 2257 0122 BR SR7 T
2077 2260 2264 .=4
2078 2261 0274 ROTATE ZERO
2079 2262 0222 JUMP F4
2080 2263 2265 .=2
2081 2264 0076 ROTATE ONE
2082 2265 0273 ICT
2083 2266 0124 BR COFL F
2084 2267 2257 .=8
2085
2086 2270 0076 LCT /SET BIT COUNTER TO 16 FOR CRC TEST
2087 2271 0357 .=16-1
2088
2089 2272 0132 BR CRC16 ONE /IS THIS CRC BIT OK
2090 2273 2304 DCRCR /NO, GO REPORT DATA CRC ERROR
2091
2092 2274 0054 CRC ZERO /YES, BRING UP NEXT CRC BIT
2093
2094 2275 0073 ICT /INCREMENT AND TEST BIT COUNTER
2095 2276 0124 BR COFL F
2096 2277 2272 .=5 /GO CHECK ANOTHER
2097
2098 2300 0074 ROTATE ZERO /CRC WAS GOOD, CLR CRC ERR BIT OF STAT IN SR
2099
2100 2301 0064 LSP /PUT THE STATUS WORD BACK IN SCRATCHPAD
2101
2102 2302 0212 JUMP F2
2103 2303 1006 OKDONE /EXIT TO DONE
2104
2105 2304 0076 DCRCR, ROTATE ONE /INSERT 1 INTO CRC ERROR BIT
2106
2107 2305 0064 LSP /PUT THE STAT WORD BACK
2108
2109 2306 0070 LCT KDCRCR /ERROR CODE FOR CRC ERROR
2110 2307 0200 JUMP F5
2111 2310 0226 GOERDN
2112 2311 2610

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 13

```

2113          /[SUBROUTINE: WAIT FOR RUN]
2114          /THIS SUBROUTINE WILL WAIT FOR RUN. IF 46MS ELAPSES, THE HEAD IS UNLOADED
2115          /AND THE ROUTINE CONTINUES WAITING FOR RUN. RETURN ADDRESS IS PASSED
2116          /VIA THE COUNTER
2117
2118
2119      2312 0264    WAITRN, OPEN RTNB      /STASH THE RETURN ADDRESS
2120      2313 0075    LSR
2121      2314 0064    LSP
2122
2123      2315 0102    BR RUN T      /GOT RUN?
2124      2316 2347    GOTRUN
2125
2126      2317 0240    OPEN TEMPC      /PRESET LOOP COUNTER TO 0
2127      2320 0070    LCT
2128      2321 0000    @
2129
2130      2322 0075    BACK,   LSR      /RESTORE LOOP COUNT
2131      2323 0064    LSP
2132
2133      2324 0302    WBR RUN T      /TIME WHILE WAITING FOR FUN
2134      2325 2347    GOTRUN
2135      2326 0302    WBR RUN T
2136      2327 2347    GOTRUN
2137      2330 0302    WBR RUN T
2138      2331 2347    GOTRUN
2139      2332 0302    WBR RUN T
2140      2333 2347    GOTRUN
2141
2142      2334 0071    ESP      /INCREMENT AND TEST LOOP COUNT
2143      2335 0073    ICT
2144      2336 0124    BR COFL F
2145      2337 2322    BACK      /46MS NOT ELAPSED YET
2146
2147      2340 0250    OPEN TEMPE      /TIME IS EXPIRED (45.8 MS), CLEAR THE SOFT HDLD BIT AND UNLOAD THE HEAD
2148      2341 0073    ICT
2149      2342 0075    LSR
2150      2343 0064    LSP
2151      2344 0043    UNHD
2152
2153      2345 0100    BR RUN F      /WAIT FOR RUN. FOREVER IF NECESSARY
2154      2346 2345    .+1
2155
2156      2347 0010    GOTRUN, CLR XREQ      /IF RUN WAS RESPONSE TO XREQ
2157
2158      2350 0204    OPEN RTNB
2159      2351 0213    JUMP IND F2      /RETURN FROM WAITRUN SUBROUTINE
2160
2161

```

/RX21 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 14

```

2162          /[ROUTINE: INITIALIZE CONT.]
2163          /CONTINUATION OF THE INITIALIZE SELF TEST
2164
2165      2352 0070    TEST,   LCT      /LOAD R5 WITH TEST PATTERN 252
2166          OCTAL
2167      2353 2252    252
2168          DECIMAL
2169      2354 0075    LSR
2170      2355 0224    OPEN R5
2171      2356 0064    LSP
2172
2173      2357 0070    LCT      /LOAD R10 WITH TEST PATTERN 125
2174          OCTAL
2175      2360 0125    125
2176          DECIMAL
2177      2361 0075    LSR
2178      2362 0250    OPEN R10
2179      2363 0064    LSP
2180
2181      2364 0062    FLAG ON
2182      2365 0176    BR FLAG0 T
2183      2366 2371    .+3
2184      2367 0212    JUMP F2
2185      2370 1374    INTER1      /FLAG FAILURE
2186
2187      2371 0224    OPEN R5      /CONTENTS OF R5 TO SR. SHOULD BE 252
2188      2372 0071    ESP
2189      2373 0275    LSR
2190
2191      2374 0212    JUMP F2      /GO CONTINUE INIT TEST IN FLD 2
2192      2375 1351    TEST1
2193
2194
2195      2376 0002    @      /OPEN
2196      2377 0000    @      /OPEN

```

2197 /SUBROUTINE: MAGNITUDE COMPARISON
 2198 /THIS SUBROUTINE COMPARES THE EIGHT BIT NUMBERS IN REGISTERS F AND G
 2199 / EXIT IS TO THE RETURN ADDRESS IF F>G, IF F<G, RETURN IS TO RTNA+2.
 2200 /IF F>G, RETURN IS TO RTNA+4, CONTENTS OF F AND G ARE UNDEFINED AT
 2201 /THE END OF THE SUBROUTINE
 2202
 2203
 2204
 2205
 2206 2400 0230 MAGCOM, OPEN TEMP A /FOR BIT COUNT
 2207 2401 0070 LCT /BIT COUNT IS 8
 2208 2402 0367 -8-1
 2209
 2210 2403 0075 LSR /RESTORE BIT COUNT
 2211 2404 0264 LSP
 2212
 2213 2405 0254 OPEN TEMP F /F TO SR
 2214 2406 0071 ESP
 2215 2407 0075 LSR
 2216
 2217 2410 0120 BR SR7 ZERO /TEST F
 2218 2411 2443 TSTG0 /ITS 0
 2219
 2220 2412 0076 ROTATE ONE /ITS 1, BRING UP NEXT BIT
 2221
 2222 2413 0064 LSP /RESTORE F
 2223
 2224 2414 0260 OPEN TEMP G /G TO SR
 2225 2415 0071 ESP
 2226 2416 0075 LSR
 2227
 2228 2417 2120 BR SR7 ZERO /TEST G
 2229 2420 2432 GLESSF /ITS 0, G IS LESS THAN F
 2230
 2231 2421 0074 NEXTG, ROTATE ZERO /ITS 1, BRING UP NEXT G BIT
 2232
 2233 2422 0064 LSP /RESTORE G
 2234
 2235 2423 0230 OPEN TEMP A /INCREMENT AND TEST BIT COUNT
 2236 2424 0071 ESP
 2237 2425 0073 ICT
 2238 2426 0124 BR COFL F
 2239 2427 2463 MAGCOM+3 /GO COMPARE ANOTHER BIT
 2240
 2241 2430 0272 OPEN RTNA /ALL BITS COMPARED, NO DIFFERENCE
 2242 2431 0283 JUMP FB IND
 2243
 2244 2432 0270 GLESSF, OPEN RTNA /G IS LESS THAN F RETURN TO RTNA +4
 2245 2433 0271 ESP
 2246 2434 0073 ICT
 2247 2435 0073 ICT
 2248 2436 0273 ICT
 2249 2437 0073 ICT
 2250 2438 0275 LSR
 2251

2252 2401 0264 LSP
 2253 2402 0283 JUMP FB IND
 2254
 2255 2403 0270 TSTG2, ROTATE ZERO /F WAS 0, BRING UP NEXT BIT
 2256
 2257 2404 0264 LSP /RESTORE F
 2258
 2259 2405 0260 OPEN TEMP G /G TO SR
 2260 2406 0071 ESP
 2261 2407 0275 LSR
 2262
 2263 2408 0120 BR SR7 ZERO /TEST G
 2264 2411 2421 NEXTG /MATCHES F, GO BRING UP NEXT G BIT
 2265
 2266 2412 0270 OPEN RTNA /G IS LESS THAN F. RETURN TO RTNA +2
 2267 2413 0071 ESP
 2268 2414 0226 JUMP F5
 2269 2415 2436 GLESSF+4
 2270
 2271
 2272 /SUBROUTINE: FIND TRACK CONT.
 2273
 2274 2456 0270 HOMERR, LCT /HOME FOUND BEFORE LAST STEP TAKEN
 2275 2457 0050 KHMERR
 2276 2458 0226 JUMP F5
 2277 2459 2610 GOERDN
 2278
 2279 /SUBROUTINE: DIFFERENCE
 2280 /THIS SUBROUTINE COMPUTES THE DIFFERENCE BETWEEN TWO EIGHT BIT
 2281 /NUMBERS. ENTER WITH THE RETURN ADDRESS IN RTN, A IN THE
 2282 /COUNTER AND B IN THE SHIFT REGISTER, EXIT IS MADE WITH THE
 2283 /COMPLIMENT OF THE DIFFERENCE IN THE SHFT REG.
 2284 /EXIT IS TO RTN IF A>=B, EXIT IS TO RTN+2 IF A<B
 2285
 2286
 2287
 2288
 2289
 2290
 2291 2462 0230 DIF, OPEN TEMP A /OPEN TEMPORARY PATH THRU THE SP
 2292
 2293 2463 0126 BR COFL T /HAS A REACHED ALL ONES YET?
 2294 2464 2501 DIFB /YES, GO GET A FOR THE DIFFERENCE
 2295
 2296 2465 0064 LSP /NO, GET B
 2297 2466 0075 LSR /A INTO SHIFT REG
 2298 2467 0071 ESP /B INTO COUNTER
 2299
 2300 2470 0126 BR COFL T /HAS B REACHED ALL ONES YET?
 2301 2471 2503 DIFB /YES, GO GET A FOR THE DIFFERENCE
 2302
 2303 2472 0073 ICT /INCREMENT B
 2304 2473 0064 LSP /, BRING BACK A
 2305 2474 0275 LSR /B INTO SHIFT REG
 2306 2475 0071 ESP /A INTO COUNTER

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9117 PAGE 15-2

2307	2476	0073		ICT	/INCREMENT A
2308	2477	0226		JUMP F5	/GO BACK TO TEST A AGAIN
2309	2502	2463		0IF+1	
2310					
2311	2501	0270	DIFB,	OPEN RTNA	/B IS THE COMPLIMENT OF THE DIFFERENCE
2312	2502	0203		JUMP F0 IND	/EXIT A>B
2313					
2314					
2315	2503	0270	DIFA,	OPEN RTNA	/A IS THE COMPLIMENT OF THE DIFFERENCE
2316	2504	0071		ESP	/INCREMENT THE RETURN ADDRESS BY 2
2317	2505	0073		ICT	
2318	2526	0073		ICT	
2319					
2320	2527	0064		LSP	/RESTORE RETURN ADDRESS TO SCRATCHPAD AND A TO SR
2321	2510	0075		LSR	
2322	2511	0071		ESP	
2323	2512	0064		LSP	
2324	2513	0075		LSR	
2325					
2326					
2327	2514	0203		JUMP F0 IND	/EXIT A<B
2328					
2329					
2330					/[ROUTINE: FIND HEADER CONT.]
2331					/THIS ROUTINE CHECKS THE CRC, AND THE RESULTS OF THE TRACK
2332					/AND SECTOR COMPARISONS.
2333					
2334					
2335					
2336					
2337	2515	0070	CKHRCR,	LCT	/PRESET BIT COUNT TO 16 FOR CRC
2338	2516	0357		-16-1	
2339					
2340	2517	0132		BR CRC16 ONE	/IS CRC ZERO
2341	2520	2546		HCRCR	/NO, LOG ERROR AND TRY AGAIN
2342					
2343	2521	0073		ICT	/YES, CRC GOOD SO FAR, BUMP BIT CNTR
2344	2522	0254		CRC ZERO	/BRING UP NEXT CRC BIT
2345	2523	0124		BR COFL F	/ALL BITS TESTED?
2346	2524	2517		.-5	/NO, BRANCH BACK
2347					
2348	2525	0210		OPEN ERREG	/YES, CRC WAS GOOD, CHECK TRK COMP
2349	2526	0271		ESP	
2350	2527	0075		LSR	
2351					
2352	2530	0270		LCT	/ROTATE BIT 0 TO BIT 7
2353	2531	0370		-7-1	
2354	2532	0074		ROTATE ZERO	
2355	2533	0073		ICT	
2356	2534	0124		BR COFL F	/DONE ROTATING?
2357	2535	2532		.-3	/NO
2358					
2359					
2360					
2361					

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-74 9117 PAGE 15-3

2362	2536	0122		BR SR7 ONE	/YES, WAS THERE A BAD COMPARE
2363	2537	2542		TKSKER	/YES, GO REPORT A TRACK SEEK ERROR
2364					
2365	2547	0264		OPEN RTNA	/CORRECT TRACK, EXIT FROM FIND HDR SUBR
2366	2541	0207		JUMP F1 IND	
2367					
2368					
2369					
2370	2542	0070	TKSKER,	LCT	/HEADER CRC WAS GOOD BUT TRACK
2371	2543	0150		KTKSKER	/ADDRESS DID NOT COMPARE, MUST
2372	2544	0226		JUMP F5	/EXIT TO ERROR DONE
2373	2545	2612		GOERDN	
2374					
2375					
2376	2546	0070	HCRCR,	LCT	/HEADER CRC WAS NOT CORRECT
2377	2547	0140		KHCRCR	
2378	2550	0275		LSR	
2379	2551	0210		OPEN ERREG	/LOG THE ERROR
2380	2552	0064		LSP	
2381	2553	0226		JUMP F5	/GO TRY ANOTHER HEADER
2382	2554	2557		RADHDR	
2383					
2384					
2385					
2386					
2387					
2388	2555	0170	BDSRT,	BR FLAG0 T	/BAD START ON DATA AM OR IDAM?
2389	2556	2577		BADDAM	
2390					
2391	2557	0230	BADHDR,	OPEN TEMP A	/IDAM, INCREMENT AND TEST BAD START INNER COUNT
2392	2560	0071		ESP	
2393	2561	0073		ICT	
2394	2562	0275		LSR	
2395	2563	0064		LSP	
2396	2564	0124		BR COFL F	
2397	2565	2615		PTRYAG	/NO OVERFLOW, GO TRY ANOTHER HEADER
2398	2566	0234		OPEN TEMP B	/INCREMENT AND TEST BAD START OUTER COUNT
2399	2567	0071		ESP	
2400	2570	0073		ICT	
2401	2571	0124		BR COFL F	
2402	2572	2615		PTRYAG	/NO OVERFLOW, GO TRY AGAIN
2403	2573	0070	XSTRYS,	LCT	/TOO MANY TRIES FOR A HEADER
2404	2574	0160		KXSTRYS	
2405	2575	0226		JUMP F5	
2406	2576	2610		GOERDN	
2407					
2408					
2409	2577	0234	BADDAM,	OPEN TEMP B	/BAD START ON DATA AM, INCREMENT AND TEST BAD START COUNT
2410	2600	0071		ESP	
2411	2601	0073		ICT	
2412	2602	0075		LSR	
2413	2603	0064		LSP	
2414	2604	0124		BR COFL F	
2415	2605	2617		PGETDA	/NO OVERFLOW GO TRY FOR DATA AM AGAIN
2416					

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9117 PAGE 15-4

```

2417 2606 0070 NODAM, LCT                    /TRIED 3 IMES FOR DATA AM, GO FLAG THE ERROR
2418 2607 0170 KNOADAM
2419 2610 0210 GOERDN, OPEN ERREG
2420 2611 0075 LSR
2421 2612 0064 LSP
2422 2613 0212 JUMP F2
2423 2614 1000 ERDONG
2424
2425 2615 0216 PTRYAG, JUMP F3                /POINTER TO FIND AN IDAM
2426 2616 1413 TRYAGN
2427
2428
2429 2617 0216 PGETDA, JUMP F3                /POINTER TO FIND DATA AM
2430 2620 1441 GETDAM
2431
2432
2433
2434                    / [ROUTINE: INITIALIZE CONT.]
2435 2621 0070 WRONG, LCT                    /HOME WAS FOUND WHILE STEPPING OUT
2436 2622 0030 K+RONG
2437 2623 0226 JUMP F5
2438 2624 2610 GOERDN
2439
2440 2625 0070 DNRCAL, LCT                    /CALL CHECK READY SUBROUTINE
2441 2626 1771 PNORDY
2442 2627 0226 JUMP F5
2443 2630 2640 CHKRDY
2444
2445 2631 0070 INTRDY, LCT                    /DRV 0 IS READY CALL BOOT SUBROUTINE TO
2446 2632 0770 GCREAD                            /MOVE TO TRACK 1, THEN GO TO READ ROUTINE TO
2447 2633 0274 OPEN RTN                        /PICK UP SECTOR 1
2448 2634 0075 LSR
2449 2635 0064 LSP
2450 2636 0202 JUMP F0
2451 2637 0252 BOOT
2452
2453
2454
2455

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9117 PAGE 16

```

2456                    /{SUBROUTINE: CHECKREADY}
2457
2458                    /SUBROUTINE TO CHECK THE SELECTED DRIVE TO SEE IF THE
2459                    /DISK IS INSERTED AND UP TO SPEED. THIS IS DONE BY CHECKING TO SEE IF
2460                    /THE INTERVAL BETWEEN 2 INDEX PULSES IS BETWEEN 150 MS AND 180 MS. RETURN
2461                    /ADDRES IS PLACED IN THE COUNTER BEFORE ENTRY, NOT READY RETURN IS
2462                    /TO THE RETURN ADDRESS. READY RETURN IS TO THE RETURN ADDRESS PLUS 2
2463
2464
2465
2466
2467 2640 0270 CHRDY, OPEN RTN                /SAVE RETURN ADDRESS
2468 2641 0075 LSR
2469 2642 0064 LSP
2470
2471 2643 0070 LCT                            /2 TO CNTR FOR INDEX PASS COUNT
2472 2644 0375 -2-1
2473
2474 2645 0230 OPEN TEMPB                    /FOR INDEX PASS COUNT
2475
2476 2646 0075 NEAPAS, LSR                    /RESTORE INDEX PASS COUNT
2477 2647 0064 LSP
2478
2479 2648 0061 FLAG OFF                        /CLOSE INDEX >INDOW
2480
2481 2651 0042 LDHD                            /TO CLEAR INDEX FLOP
2482
2483 2652 0070 LCT                            /FOR 15 TIMES THROUGH 10MS LOOP
2484 2653 0360 -15-1
2485
2486 2654 0234 STDLY, OPEN TEMPB            /RESTORE OUTER COUNT
2487 2655 0075 LSR
2488 2656 0064 LSP
2489
2490 2657 0070 LCT                            /FOR 40 TIMES THROUGH .25MS LOOP
2491 2660 0327 -40-1
2492
2493 2661 0240 OPEN TEMPC                    /OPEN TEMPC
2494 2662 0075 SPBACK, LSR                    /RESTORE INNER COUNT
2495 2663 0064 LSP
2496
2497 2664 0072 LCT                            /WAIT .25 MS FOR INDEX
2498 2665 0005 -250-1
2499 2666 0116 BR INDX T
2500 2667 2714 SAKIND                        /FOUND INDEX
2501 2670 0073 ICT
2502 2671 0124 RR COFL F
2503 2672 2666 .-4
2504
2505 2673 0240 OPEV TEMPC                    /INCREMENT AND TEST INNER COUNT
2506 2674 0071 ESP
2507 2675 0073 ICT
2508 2676 0124 RR COFL F
2509 2677 2662 SPBACK
2510

```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 16-1

2511	2701	0234	OPEN TEMPB	/INCREMENT AND TEST OUTER COUNT
2512	2701	0271	ESP	
2513	2702	0273	ICT	
2514	2703	0124	BR COFL F	
2515	2704	2655	STDLY+1	
2516				
2517	2705	0176	BR FLAG0 ONE	/WAS INDEX WINDOW OPEN?
2518	2706	2707	UNRDY	/YES, NO INDEX WITHIN 180MS
2519				
2520	2707	0262	FLAG ON	/NO, OPEN WINDOW
2521				
2522	2710	0270	LCT	/FOR 3 TIMES THROUGH 10 MS LOOP
2523	2711	0274	=3-1	/THE WINDOW IS 30 MS WIDE
2524				
2525	2712	0226	JUMP FS	/GO LOOK FOR INDEX
2526	2713	2654	STDLY	
2527				
2528				
2529	2714	0230	SAWIND, OPEN TEMP A	/INCREMENT AND TEST INDEX PASS COUNT
2530	2715	0271	ESP	
2531	2716	0273	ICT	
2532	2717	0124	BR COFL F	
2533	2720	2646	NEWPAS	/THIS WAS 1ST INDEX, GO LOOK FOR SECOND
2534				
2535	2721	0174	BR FLAG0 ZERO	/THIS WAS 2ND INDEX, WAS THE WINDOW OPEN?
2536	2722	2767	UNRDY	/NO, INDEX OCCURRED TOO SOON
2537				
2538	2723	0274	OPEN RTN	/YES, INDEX OCCURRED BETWEEN 150 AND 180 MS, INCREMENT
2539	2724	0271	ESP	/RETURN ADDRESS BY 2
2540	2725	0273	ICT	
2541	2726	0273	ICT	
2542	2727	0275	LSR	
2543	2730	2664	LSP	
2544				
2545	2731	0214	OPEN STAT	/SET DRV RDY BIT OF STAT IN SR
2546	2732	0271	ESP	
2547	2733	0275	LSR	
2548				
2549	2734	0276	ROTATE ONE	
2550				
2551	2735	0261	FLAG OFF	/FLAG OFF TO INDICATE FIRST PASS
2552				
2553	2736	0270	ROT3,	LCT
2554	2737	0274	=3-1	/END AROUND SHIFT OF THE NEXT 3 BITS OF STAT IN SR
2555	2740	0122	BR SR7 T	
2556	2741	2745	.+4	
2557	2742	0274	ROTATE ZERO	
2558	2743	0226	JUMP FS	
2559	2744	2746	.+2	
2560	2745	0276	ROTATE ONE	
2561	2746	0273	ICT	
2562	2747	0124	BR COFL F	
2563	2750	2740	.=8	
2564				
2565	2751	0176	BR FLAG0 T	/WAS IT FIRST 3 OR LAST 3

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 16-2

2566	2752	2764	EXCHRY	/LAST, GO EXIT	
2567					
2568	2753	0140	BR WRTEEN F	/UPDATE WRITE PROTECT BIT OF STAT IN SR	
2569	2754	2764	.+4		
2570	2755	0274	ROTATE ZERO		
2571	2756	0220	JUMP FS		
2572	2757	2761	.+2		
2573	2761	0276	ROTATE ONE		
2574					
2575	2761	0262	FLAG ON	/GO SHIFT AROUND LAST 3 BITS	
2576	2762	0226	JUMP FS		
2577	2763	2736	ROT3		
2578					
2579	2764	0264	EXCHRY, LSP	/RESTORE THE STAT	
2580					
2581	2765	0274	OPEN RTN	/RETURN FROM CHKRDY SUBROUTINE	
2582	2766	0217	JUMP F3 IND		
2583					
2584	2767	0214	UNRDY,	OPEN STAT	/CLEAR DRV READY BIT OF STAT IN SR
2585	2774	0271	ESP		
2586	2771	0275	LSR		
2587	2772	0274	ROTATE ZERO		
2588					
2589	2773	0226	JUMP FS	/GO UPDATE REST OF STAT IN SR	
2590	2774	2735	ROT3-1		
2591					
2592	2775	0200	R	/OPEN	
2593	2776	0200	R	/OPEN	
2594	2777	0200	R	/OPEN	
2595					
2596					
2597					

0000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0100	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0300	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0500	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
0700	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1100	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1300	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1500	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
1700	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2100	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2300	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2500	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
2700	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111
3000									
3100									
3200									
3300									
3400									
3500									
3600									
3700									

4000

4100

4200

4300

4400

4500

4600

4700

5000

5100

5200

5300

5400

5500

5600

5700

6000

6100

6200

6300

6400

6500

6600

6700

7000

7100

7200

7300

7400

7500

7600

7700

/RX01 FLOPPY CONTROLLER FIRMWARE		PAL10	V142A	9-FEB-74	9817	PAGE 16-5
A	0562	ERTRK	0242	PFUNCT	0370	WHCHDR 0075
ABACK	0535	EXCHRY	2764	PGETDA	2617	WRONG 2621
ABV43	0344	FILL1	1175	PGOTIT	1346	WRTBS 1322
AGAIN	0531	FILLBU	1110	PNORDY	1771	WRTCRC 0624
AGAIN1	0550	FINDHD	1400	PNTRDY	1765	WRTDAM 0514
AGAIN2	0722	FINDSE	0714	PROSEC	1105	WRTDAT 0566
AGAIN3	1576	FINDTR	0103	PRTERP	0583	WRTPST 0656
AGAIN4	1616	FUNCT	1036	PTRYAG	2615	WRTSEC 0488
AGAINS	1635	FUNCT2	1057	PUTSEC	0145	XFRQ 1131
AGAIN6	1453	FUNCT4	1066	PUTTRK	0166	XSTRYS 2573
B	0564	FUNCT6	1076	PYSRDY	1767	
BACK	2322	GETCMD	2001	RCALOK	0060	
BADDAM	2577	GETCRC	2221	RDEREG	1275	
BADHDF	2557	GETDAM	1441	RDSEC	0760	
BADSRT	1673	GETWRD	2000	RDSTAT	1224	
RBACK	0554	GLESSF	2432	READ	2167	
BDSHT	2555	GODONE	0712	READOK	0706	
BOOT	0252	GODUN	1272	RECAL ⁿ	0035	
BYTEOU	1152	GOERDN	2610	RECAL1	0034	
C	0615	GOREAD	0770	RFINTR	0355	
CBACK	0576	GOTIT	2010	ROT	1251	
CEGATE	0676	GOTONE	2030	ROT3	2736	
CFINSE	0351	GOTRUN	2347	SAWIND	2714	
CHKPAR	2041	GOTWRD	2076	SECHLF	0543	
CHKRDY	2640	HCRCCR	2546	SECPLS	2124	
CHKSEC	0730	HDRCOM	1571	SELFER	0620	
CKHCRC	2515	HDSETL	0322	SPBACK	2662	
CKHOME	2105	HLFDLY	0466	STASH	0437	
CLRID	1243	HOMERR	2456	STDLY	2654	
CKGATE	0666	ILTRK	0206	STDONE	1031	
D	2653	IN10	0045	STEPH ⁿ	2100	
DAM	1675	INTER1	1374	STPOUT	0275	
DAMSUP	0460	INTRDY	2631	SWGATE	0407	
DATA	2206	LOOP	1326	TEST	2352	
DATAA	0571	MAGCOM	2400	TEST1	1351	
DBACK	0646	MOREDS	1421	TEST2	1350	
DCRCER	2304	NEWCRD	1141	TESTDN ⁿ	1372	
DELAY	1306	NEWPAS	2646	TIMER ⁿ	1667	
DELCAT	1727	NEXTG	2421	TKSKER ⁿ	2542	
DIF	2462	NODAM	2686	TRKEC	0246	
DIFA	2503	NOSTPS	0357	TRYAG ⁿ	1413	
DIFB	2531	NOTYET	1755	TSTA ⁿ	1353	
DLY25	2145	NCZERO	1746	TSTG ⁿ	2443	
DNRCAL	2625	NOTHER	2034	TSTRT ⁿ	0004	
DONULV	2165	NXDRV2	0064	UUIF	0134	
DONSTP	2135	NXDRV1	0270	UNRDY	2767	
DUNSTP	0335	NXHDR	0737	UONE	0128	
E	0627	VALIDP	1761	USAME	0141	
EMPTY1	1210	NAPRAM	1751	UZERO	0127	
EMPTYH	1187	OKDCNE	1006	WAIT	0743	
ENDAM	1702	OUT	2150	WAITRV	2312	
ERDONE	1070	PDMRCL	0372	WATDAT	2021	

/RX01 FLOPPY CONTROLLER FIRMWARE		PAL10	V142A	9-FEB-74	9817	PAGE 16-6
----------------------------------	--	-------	-------	----------	------	-----------

ERRORS DETECTED: 0

LINKS GENERATED: 0


RUN-TIME: 16 SECONDS

3K CORE USED

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

NOTES:

1. UNLESS OTHERWISE SPECIFIED:
A. ALL RESISTORS ARE 1/4W, ±5%.
2. WASHER TO BE USED BETWEEN ITEMS 57 AND 58 WILL BE SUPPLIED WITH THE D44C8 TRANSISTOR ONLY BY G.E.
THE WASHER IS ONLY REQUIRED WHEN USING THE G.E. TYPE TRANSISTOR.
- * 3. FOR TEST SEE NOTE ON PAGE 3 OF D-CS-M7727
4. DEC PART #13-0166B MAY BE USED FOR INSERTION IF 13-01320 IS NOT AVAILABLE.
5. R32 RES. MAY ALSO BE CHANGED AT SYSTEM TEST.



7473	11	4
75451	4	8
74157	6	16
75452	4	8
74123	8	16
IC TYPE	GND	+5V
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE		
IC PIN LOCATIONS		

FIRST USED ON OPTION MODEL		QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
M7727						
ETCH BOARD REV. B						
REVISIONS						
CHN	CHANGE NO.	REV.				
DEC NO.	EIA NO.	DEC NO.	EIA NO.			
SEMICONDUCTOR CONVERSION CHART						
SCALE						
SHEET 1 OF 6						
D	C	S	M	7727-0-1	NUMBER	REV.

digital

READ/WRITE CONTROL

NEXT HIGHER ASSY

DRW. *[Signature]* DATE 1/23/74
CHRTD. *[Signature]* DATE 1/24/74
ENG. *[Signature]* DATE 1-24-74
PROT. ENG. *[Signature]* DATE 1-24-74
PROD. *[Signature]* DATE 1-24-74

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE
OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE
OF EQUIPMENT. THIS DRAWING IS THE PROPERTY OF
COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION

PARTS LIST

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM
	X-Y COORDINATE HOLE LOCATION	KCD-M7727-0-4	1	
	ASSY/ DRILL HOLE LAYOUT	D-4H-M7727-0-5	2	
	MODULE ECO HISTORY	B-MH-M7727-0-6	3	
1	ETCHED CIRCUIT BOARD	D-IA-S014770-00	4	
2	C17, C18	CAP 100 pF	1000016-00	5
1	C9	CAP 180 pF	1000020-00	6
2	C8, C14	CAP 220 pF	1000021-00	7
38	C1, C2, C4, C10, C11, C15 C16, C20, C21, C23, C24 C26, C27, C29, C30, C37, C38, C39, C40, C43 C44, C45, C46, C47 C49 - C57	CAP .01 uF	1001610-00	8
2	C3, C5	CAP 6.8 uF 35V	1005306-00	9
2	C34, C35	CAP 190 uF	1009433-00	10
1	C33	CAP .50 uF	1000080-00	11
4	C7, C6, C12, C13	CAP .047 uF	1010978-32	12
5	C19, C25, C22, C23, C36	CAP .005 uF	1001765-00	13
10	D4, D7, D9, D12, D14 D15, D16, D17, D18, D19	DIODE D671	1103309-00	14
8	D3, D5, D6 D8 D10 D11, D21, D22	DIODE D672	1105275-00	15
10	D23, D24, D26, D27 D28, D29, D30, D31 D32, D33	DIODE IN4004	1105796-00	16
1	D20	DIODE IN4742 12V	1109502-00	17
2	D1, D2	DIODE S.I.V.	1110713-00	18
5	R20, R22 - R29	RES 150 1/4W 5%	1300250-00	19
4	R41, R104, R105, R106	RES 680 1/2W 5%	1300347-00	20
12	R6, R14, R17, R23, R24, R26, R46 R78, R79, R80, R81 R91,	RES 1K 1/4W 5%	1300365-00	21
4	R8 - R11	RES 1.2K 1/2W 5%	1300385-00	22
6	R50, R57, R64, R71, R108, R111	RES 68 1/2W 5%	1309405-00	23
7	R13, R16, R53, R62 R68, R75, R102	RES 1.5K 1/4W 5%	1300391-00	24
4	R35, R36, R39, R40	RES 511 1/8W 1%	1302411-00	25
1	R5	RES 2.74K 1/8W 1%	1304868-00	26
11	R2, R4, R7, R12, R15 R18, R19, R25, R27 R42, R43	RES 3.3K 1/4W 5%	1300439-00	27
1	R1, R20, R28, R44 R45, R107	RES 10K 1/8W 5%	1300479-00	28
11	R3, R37, R38, R52 R58, R63, R66, R72 R76, R109 R112	RES 1.21K 1/8W 1%	1302871-00	29
1	R52	RES 220 0.25% 10W	1300271-00	30
2	R33, R34	RES 464 10W 1%	1303047-00	31
2	R20, R29	RES 34.8K 10W 1%	1303156-00	32
4	R51, R61, R65, R73	RES 10K 10W 1%	1303312-00	33
2	R28, R29	RES 100 5W 5%	1309094-00	34
2	R20, R21	RES 19.6K 10W 1%	1309419-00	35
6	R55, R59, R67, R74 R116, R118	RES 4.64K 10W 1%	1304856-00	36

PARTS LIST

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM
1	L5	CHOKE 1000 MHY	1602729-00	37
2	L2, L4	CHOKE 33 MHY	1601759-00	38
2	L1, L3	CHOKE 120 MHY	1610663-00	39
1	E17	I.C. 7450	1905580-00	40
2	E1G, E1B	I.C. 7473	1905587-00	41
1	E14	I.C. 7402	1909004-00	42
1	E13	I.C. 7404	1909686-00	43
2	E4, E6	I.C. 7408	1910155-00	44
3	E1, E9, E21	I.C. 1414	1910337-00	45
5	E2, E3, E12, E19, E20	I.C. 75451	1910406-00	46
1	E10	I.C. 74123	1910436-00	47
2	E8, E11	I.C. 72733	1910644-00	48
1	E15	I.C. 74157	1910655-00	49
1	E5	I.C. 7406	1910741-00	50
1	J1	I.C. SOCKET 16 PIN	1211813-02	51
9	Q9 THRU Q15, Q25-Q26	TRANS MXA005	1510705-00	52
6	Q1 - Q5, Q8	TRANS MXA055	1510706-00	53
8	Q17 - Q24	TRANS D44C8	1510421-00	54
86	"X" HOLES	WIRE WRAP PIN	1210385-01	55
3	J2	CONN 2 POS	1212204-00	56
8	"X" HOLES	SCREW, PAN HD 4/40 X 5/16	9006010-01	57
8	"X" HOLES	NUT, KEP 4/40 X 1/4 X 3/32	9006557-00	58
1	E7	I.C. 75452	1910645-00	59
4	R54, R56, R69, R70	RES 19.7K 1/4W 1%	1302941-00	60

*

REVISIONS

CHG. CHANGE NO. REV.

REC FORM NO. 10-1000

8

7

6

5

4

3

2

1

READ/WRITE
CONTROL

SCALE ↑ ↓

SIZE CODE DCS M7727-0-1

NUMBER

REV. E

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

1

D

E

B

A


SIZE CODE

DCS

M



7727-0-1

REV. E



THE DRAWINGS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF EQUIPMENT, EXCEPT WITH WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

8 7 6 5 4 3 2 1




REVISIONS		
CHG.	CHANGE NO.	REV.


TITLE READ / WRITE CONTROL (D4) DRAWING NUMBER DCS M7727-0-1 REV. E
SCALE 1:1 SHEET 1 OF 5 DATE

THE DRAWINGS AND SPECIFICATIONS HERIN, ARE THE
PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND
SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE
OR PART AS THE BASIS FOR THE MANUFACTURE OR SALE
OF EQUIPMENT, EXCEPT WITH WRITTEN PERMISSION
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

8 7 6 5 4 3 2 DCS M7727-Ø-1 E



"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION. THEY ARE TO BE USED FOR INTERNAL PURPOSES ONLY AND NOT FOR REPRODUCTION OR COMMERCIAL USE IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"





DRAWING DIRECTORY

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 , DIGITAL EQUIPMENT CORPORATION"


CUSTOMER PRINT SET INDEX

H771 POWER SUPPLY	B-DD-H771-Ø
H771-A CIRCUIT SCHEMATIC	D-CS-H771-A-1
H771-C CIRCUIT SCHEMATIC	D-CS-H771-C-1
H771-D CIRCUIT SCHEMATIC	D-CS-H771-D-1
RXØ1 POWER BOARD ASSY	D-AD-7010718-0-0
RXØ1 POWER SUPPLY BOARD	D-CS-5411398-0-1

SEQUENCE 70

1

THIS IS PRINT SET



TITLE	SHEET 2 OF 3	SIZE CODE	NUMBER	REV
H771 POWER SUPPLY	B	DD	H771-Ø	E

TITLE		SIZE	CODE	NUMBER	REV
H771 POWER SUPPLY	SHEET 3 OF 3	B	.DD	H771-6	E

8

7

6

5

4

3


2

1

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION. THEY SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

NOTES:

1. ALL WIRE TO BE #18 AWG UNLESS OTHERWISE SPECIFIED.
2. SLOT BETWEEN PI-4 + PI-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 + P2-5 ALSO CONTAINS A DUMMY PIN.
3. NO DOUBLE CRIMPS ARE ALLOWED IN MOLEX CONNECTOR(S) TO MOTOR(S).



REVISIONS	CHANGE NO.	REV.
500	H771-00001	A
2/2/75	2/30/75	
B. HAZEN	B. HAZEN	

DEC 1975


8 7 6 5 4 3 2 1

DRN. D.E. Odom	1/22/75	FIRST USED ON RX01
CHK'D DPMC	7/10/75	digital
ENG. Bill N.	1-10-75	TITLE
PROJ. ENG. L.	1-10-75	
PROD. DPM	7/10/75	
NEXT HIGHER ASSY.		
B-00-H771-0		SIZE CODE DCS
SCALE NONE		NUMBER H771-A-1
SHEET 1 OF 1		REV. B
DIST.		

H771-A POWER CONNECTIONS

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

NOTES:
 1. SLOT BETWEEN P1-4 AND P1-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
 2. NO DOUBLE CRIMPS ALLOWED IN MOLEX CONNECTOR(S) TO MOTOR(S).
 3. ALL WIRES TO BE #18 AWG UNLESS OTHERWISE SPECIFIED.




REF ID	CHASSIS NO.	REV
1	H771-00001	
2	H771-00002	A
3	B HAZEN	14-A-2
4	B HAZEN	B
5	B HAZEN	C
6	H771-00004	C
7	B HAZEN	D
8	B HAZEN	E

DRW. 2/20	7-5-75	FIRST USED ON	RXO
CHK C DEMO	8-5-75		
ENG. C			
PROL. C			
PROD. C			
NETW. C			
NEXT HIGHER ASY.			
B-00-H771			
SCALE ← →			
SHEET 1 OF 1	DS	H771-C-1	C

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND ARE NOT TO BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART WITHOUT THE EXPRESS WRITTEN CONSENT OF THE MANUFACTURER OR SALE OF ITEMS HEREBY LISTED OR DESCRIBED.
COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.



- NOTES:
1. SLOT BETWEEN PI-4 AND PI-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
 2. NO DOUBLE CRIMPS ALLOWED IN MOLEX CONNECTOR(S) TO MOTOR(S).
 3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.



ITEM NUMBER	REV	ORIGINATOR	DATE	CHG
1	*	H771-00001		
2	A	H771-00002	1-10-75	C
3	B	H771-00003	1-10-75	C
4	C	H771-00004	1-10-75	C
5	D	H771-00005	1-10-75	C
6	E	H771-00006	1-10-75	C
7	F	H771-00007	1-10-75	C
8	G	H771-00008	1-10-75	C

DRAWN BY [Signature]	7-30-75	FIRST USED ON	RX01
CHG/DE REV'D BY	8-5-75	REVISION	D
ENG. APPROVED	8-12-75	TITLE	H771-D POWER CONNECTIONS
PROD. APPROVED	8-12-75		
PROD. DATE	8-12-75		
NEXT HIGHER ASY.			
S-00-H771-D		SIZE	CODE
		SCALe	NUMBER
		1	H771-D-1
		DIST.	REV.
			C

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT ©/95, DIGITAL EQUIPMENT CORPORATION"



ITEM NO.	DESCRIPTION		FROM		TO		LENGTH
	AWG	COLOR	CONN	TERM	CONN	TERM	
1	18	BLU	P1 POINT 1	—	PWR #11 BD	SOLDER	—
		BLK	P1 POINT 2	—	PWR #6 BD	—	—
		GRY/RED	P1 POINT 3	—	PWR #9 BD	—	—
		BLK	P1 POINT 4	—	PWR #5 BD	—	—
		RED	P1 POINT 5	—	PWR #12 BD	—	—
		ORN	P2 POINT 1	—	PWR #4 BD	—	—
2		BLK	P2 POINT 2	—	PWR #7 BD	—	—
		GRY/RED	P2 POINT 3	—	PWR #10 BD	—	—
	18	BLK	P2 POINT 4	—	PWR #8 BD	—	—
	14	RED	P3 ITEM 7	ITEM 7	PWR #13 BD	—	13 IN ± .25
3	14	BLK	P5 ITEM 7	ITEM 7	PWR #2 BD	—	7 IN ± .25
4	14	ORN	P4 ITEM 7	ITEM 7	PWR #1 BD	—	11 IN ± .25
4	14	BLK	P6 ITEM 7	ITEM 7	PWR #3 BD	SOLDER	9 IN ± .25

- NOTES:
1. STRIP LENGTH FOR ITEMS 3, 4 & 5 ARE TO BE .16 LONG.
 2. THE BLACK WIRES ON P1 & P2 CAN BE INTERCHANGED BETWEEN POINTS 5, 6, 7 & 8 ON THE POWER BOARD.
 3. INK STAMP ASS'Y NO. 7010718 IN FIGURES, 13 HIGH WHERE SHOWN.

ITEM	DESCRIPTION	DWG. PART NO.	ITEM NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES			
1	POWER SUPPLY BOARD, RXΦ1	D-CS-541398-0-1	6
1	WIRE, #14 AWG, IPVC, ORANGE	9107370-33	5
1	WIRE, #14 AWG, IPVC, BLACK	9107370-00	4
1	WIRE, #14 AWG, IPVC, RED	9107370-22	3
1	HARNESS, DISK CONTROL BOARD	DIA-7010853-0-0	2
1	HARNESS, READ/WRITE BOARD	D-IA-7010854-0-0	1


QUANTITY & VARIATION		NOMINAL DIMENSION RANGE INCHES	
ANGLES ±0° 30'	CLAS. OF ACCURACY (CHECK ONE)	OVER	OVER
		0.2	1.2
		0.07	0.40
MICRONES	MIN/MAX	0.008	0.018
	PREPARED	±.012	±.018
		±.005	±.004
THIRD ANGLE PROJECTION		FIRST USED ON H771 digital	
REMOVE BURRS AND SHARP CORNERS		TITLE RXΦ1	
PROL ENG. BY HAZEN 3-1978		PROD. HAZEN 3-1978	
DO NOT SCALE DRAW		NEXT HIGHER ASSY.	
MATERIAL SEE PARTS LIST		SIZE CODE D AD 7010718-0-0 REV. B	
FINISH		NUMBER	
		DIST.	

REV. NUMBER	CHANGE NO.	REV.
CHG 1	REV 0001	A
CHG 2	REV 1-1978	B
CHG 3	REV 2-1978	C
CHG 4	REV 3-1978	D
CHG 5	REV 4-1978	E
CHG 6	REV 5-1978	F
CHG 7	REV 6-1978	G
CHG 8	REV 7-1978	H

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 974 DIGITAL EQUIPMENT CORPORATION"


NOTES:

1. UNLESS OTHERWISE SPECIFIED
A. ALL RESISTORS ARE $\frac{1}{4}W$, 15%.
 2. DOTTED AREAS COMPONENT NOT ON BOARD.
 3. AT TIME OF MODULE ASSY, ITEM 49 SHOULD
BE APPLIED BEneath Q2, Q3 & Q5.
 4. AT TIME OF ASSEMBLY, Q2, Q3 AND Q5 MOUNTING
HARDWARE MUST BE TORQUED TO 4 TO 6 INCH POUNDS.
 5. Q4, Q6 AND Q7 OUTLINES CORRESPOND TO GENERAL
ELECTRIC TYPE TRANSISTORS.
 6. FLAT RECTANGULAR WASHER SUPPLIED BY VENDOR
TO BE MOUNTED UNDER Q2 AND Q5 SCREWHEAD.



FIRST USED ON OPTION MODEL		REF. DESIGNATION		PARTS LIST	
RX01		ETCH BOARD REV.	D		
SD Vcav	10-24-75			DAN. RO. MESSER	DATE 11/27/74
D. VEINOT	7-10-75			CHK'D. J. L. LEONARD	DATE 7-31-75
5411398-00001	C			ENG. W. D. VINEY	DATE 7-10-75
David Veinot	5-15-75			PROJ. ENG. R. J. BROWN	DATE 7-10-75
W. HATZEN	7-10-75			PTY. MELVIN	DATE 7-31-75
5411398 - 00001	B			NEXT HIGHER ASSY	
CHANGE NO.	REV.				
REVISIONS					
DEC NO.	EIA NO.	DEC NO.	EIA NO.	SCALE	REV.
SEMICONDUCTOR CONVERSION CHART				SHEET 1 OF 2	E

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
LINE	CHANGE NO.	REV.

8

TITLE	SCALE	SIZE CODE	NUMBER	REV.
RX01 POWER SUPPLY	1:10	100	DGS 5411398-0-1	E
SHEET	2	OF	2	REV.



DRAWING DIRECTORY

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION"

CUSTOMER PRINT SET INDEX

SEQUEN

ג

spouse

•

THIS IS PRINT SET

10

FOR FIELD MAINTENANCE PRINT SET
REFER TO MP 00284

REVISIONS		USED ON OPTION/MODEL	DRA D. L. Karr	DATE 8-Nov-76	TITLE	
CHG. NO	REV	RX01	CHK'D. Lem. Inven.	DATE 1/23/76	RX01 PLFNUM/FAN ASSY.	
			PROJ ENG. J. C. Hause	DATE 1/23/76		
			PROD. J. Ch. G. b6	DATE 1/23/76	SIZE B	CODE DD
			FIELD SERV. M. Moore	DATE 7/16/76	NUMBER 7013503-0	
		SHEET 1 OF 2			DIST	

EN-01062-2C-16-R376-(325)

TYPE: E ELECTRICAL
M MECHANICAL
E/M ELECTRO/MECHANICAL

digital

TITLE

E
RXØ1 PLENUM/FAN ASSY.

SHEET 2 OF 2

SIZE	COR
B	D

NUMBER
7013503-0

REV

"THE MATERIAL HEREIN IS FOR INFORMATION PURPOSES ONLY
AND IS SUBJECT TO CHANGE WITHOUT NOTICE. DIGITAL EQUIPMENT
CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS
WHICH MAY APPEAR HEREIN."

DRAWING DIRECTORY

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION
AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANU-
FACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT ©
DIGITAL EQUIPMENT CORPORATION

FOR FIELD MAINTENANCE PRINT SET
REFER TO MP 00656

UNIT VARIATIONS

REVISIONS	CHANGE NO.	REV.	DRN			DATE	TITLE
			USED ON OPTION/MODEL				
			RXØ1	CHK'D			RXØ1 PLENUM/FAN ASSY.
				E. Kornionid	5 JUN 78		
				PROJ. ENG.	DATE		
				H. Drab (DP)	6-7-78		
				PROD.	DATE	B DD	NUMBER
				W. Braun (DP)	6-7-78		7015622-0
			SHEET 1 OF 2	DIST.			

TYPE: E ELECTRICAL
M MECHANICAL
E/M ELECTRO/MECHANICAL

digital

TITLE

TITLE RXØ1 PLENUM FAN ASSY.

SHEET 2 OF 2

NUMBER

REV