Skip to content
View tensionTaker's full-sized avatar
  • Indian Institute of Technology Bhilai

Block or report tensionTaker

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
tensionTaker/README.md
  • 👋 Hi, I’m Harsh Gupta, Final year udergrad at iit bhilai in discipline of electrical engineering
  • 👀 I’m interested in computer network, digital design, implentation of software using C/C++
  • 🌱 I’m currently learning C++, Computer Networks, Operating Systems, Embedded system, Digital Design
  • 💞️ I’m looking to collaborate on projects based on C++
  • 📫 How to reach me harshgupta@iitbhilai.ac.in

Popular repositories Loading

  1. SummitNavigator_Implementation SummitNavigator_Implementation Public

    This project implements the following paper T. H. Dinh, M. D. Phung and Q. P. Ha, "Summit Navigator: A Novel Approach for Local Maxima Extraction," in IEEE Transactions on Image Processing, vol. 29…

    MATLAB 2 1

  2. DigitalNeuron_v2 DigitalNeuron_v2 Public

    This is unoffical implementation of following paper "J. Pu, W. L. Goh, V. P. Nambiar, Y. S. Chong and A. T. Do, "A Low-Cost High-Throughput Digital Design of Biorealistic Spiking Neuron," in IEEE T…

    Verilog 2

  3. BankServer_Multithreaded BankServer_Multithreaded Public

    Bank Server which involve use of Socket Programming, Threading, Mutex

    C 1

  4. MedicalProject MedicalProject Public

    Helps Extract important information from digital medical documents

    Jupyter Notebook

  5. Digtial-Frequency-Equalizer Digtial-Frequency-Equalizer Public

    4 bit digital Frequency equalizer made using low pass, high pass, band pass, band reject filter.

    Python

  6. Digital-Clock-on-FPGA Digital-Clock-on-FPGA Public

    Digital Clock implemented on Xillinx Spartan 6 lx9 board using Verilog

    Verilog