- 👋 Hi, I’m Harsh Gupta, Final year udergrad at iit bhilai in discipline of electrical engineering
- 👀 I’m interested in computer network, digital design, implentation of software using C/C++
- 🌱 I’m currently learning C++, Computer Networks, Operating Systems, Embedded system, Digital Design
- 💞️ I’m looking to collaborate on projects based on C++
- 📫 How to reach me harshgupta@iitbhilai.ac.in
Popular repositories Loading
-
SummitNavigator_Implementation
SummitNavigator_Implementation PublicThis project implements the following paper T. H. Dinh, M. D. Phung and Q. P. Ha, "Summit Navigator: A Novel Approach for Local Maxima Extraction," in IEEE Transactions on Image Processing, vol. 29…
-
DigitalNeuron_v2
DigitalNeuron_v2 PublicThis is unoffical implementation of following paper "J. Pu, W. L. Goh, V. P. Nambiar, Y. S. Chong and A. T. Do, "A Low-Cost High-Throughput Digital Design of Biorealistic Spiking Neuron," in IEEE T…
Verilog 2
-
BankServer_Multithreaded
BankServer_Multithreaded PublicBank Server which involve use of Socket Programming, Threading, Mutex
C 1
-
MedicalProject
MedicalProject PublicHelps Extract important information from digital medical documents
Jupyter Notebook
-
Digtial-Frequency-Equalizer
Digtial-Frequency-Equalizer Public4 bit digital Frequency equalizer made using low pass, high pass, band pass, band reject filter.
Python
-
Digital-Clock-on-FPGA
Digital-Clock-on-FPGA PublicDigital Clock implemented on Xillinx Spartan 6 lx9 board using Verilog
Verilog
If the problem persists, check the GitHub status page or contact support.