Formal models for monotonic pipeline architectures

J.-P. Bodeveix, A. Bonenfant, T. Carle,

<u>M. Filali</u>, C. Rochange

IRIT Université de Toulouse France

TLA+ Community Meeting

May 4, 2025

Co-located with ETAPS 2025 in Hamilton, Ontario

Canada

Table of Contents

- Hardware Context
- 2 A generic architecture model
- Properties
- Experimentations
- Conclusion

Plan

- Hardware Context
- A generic architecture mode
- 3 Properties
- 4 Experimentations
- 5 Conclusion

Real time systems

- Design, validation, certification.
- Hardware architectures.
- Accurate and safe Worst-Case Execution Time (WCET) bounds.

Issues

- Architectures to make tractable analyses.
- Validation of Architecture properties and assumptions.

Pipelined architectures




Figure: Execution of a 4-instruction sequence in a 4-stage pipeline. In this example, instruction l_2 depends on instruction l_1 which has a latency of 2 cycles in the EXECUTE stage. As a result, the execution of instruction l_2 is delayed by one cycle.




Figure: Hahn/Reineke architecture




Figure: Minotaur architecture

Architectures timing anomalies

- A timing anomaly occurs when the usual assumptions to make analyses tractable are broken.
- example of a usual assumption:
 - a cache hit leads to a globally faster execution time.
 - a cache miss leads to a globally slower execution time.
- example of an anomaly:
 - a cache hit leads to a a globally *slower* execution time.
 - a cache miss leads to a globally faster execution time.

Basic anomalies:

- counter-intuitive anomaly.
- amplification anomaly.

PROTIPP project

Framework for the development of trustworthy generic hardware architectures

- basic components for absence of anomaly proofs.
- Use of the "right" tool for an easy development based of formal methods:
 - development: Event-B,
 - proofs: Coq, Isabelle HOL, TLA⁺, Event-B,
 - model checking: TLA⁺,
 - simulation (small): Coq.

Plan

- Hardware Context
- A generic architecture model
 - Static architecture
 - Dynamic architecture
 - The generic transition system
- 3 Properties
- Experimentations
- 6 Conclusion

Instructions and Stages

- Instructions are finite and totally ordered.
- Stages are finite, partially ordered and well-founded.
- The pipeline is modelled as an acyclic stage graph.
- To each instruction is assigned a path over this graph. pre is the first (virtual) stage, post is the last(virtual) stage.
- Delays:
 - Each stage is characterized by a given computation delay.
 - When visiting a stage, an instruction can access memory.
 This access can be a hit or a miss with given delays.

```
----- MODULE Archi stat -----
EXTENDS FiniteSets, Naturals, Misc, Sequences, SequencesExt
       . WellFoundedInduction
CONSTANTS Stage, Inst, path, graph TC, pre, post, mem, lat st, lat h,
     lat m
ASSUME f Stage ≜ IsFiniteSet(Stage)
ASSUME f Inst ≜ IsFiniteSet(Inst)
ASSUME path ty \triangleq path \in [Inst \rightarrow Seq(Stage)]
ASSUME graph TC ty \triangleq graph TC \in SUBSET (Stage \times Stage)
ASSUME graph TC Trans ≜ IsTransitivelyClosedOn(graph TC, Stage)
(* ASSUME graph TC Order ≜ IsWellFoundedOn(graph TC, Stage) *)
ASSUME graph path min ≜
    \forall e1,e2, b \in Stage, i \in Inst: \langle e1,e2\rangle \in graph inst(path, i)
       \Rightarrow (e2 # post \Rightarrow (\langle b, e2 \rangle \in graph TC \Rightarrow \langle b, e1 \rangle \in graph TC \lor b = e1
ASSUME graph archi \triangleq graph(path,Inst) \subseteq graph TC
```

Static architecture
Dynamic architecture
The generic transition system

Generic sub-architectures

- at most one instruction by stage, no Join : (Hahn/Reineke).
- queues between stages, one fork-join (Minotaur)

Static architecture

Dynamic architecture

The generic transition system




Figure: Hahn/Reineke architecture




Figure: Minotaur architecture

Instructions move over the pipeline

- Instructions move between stages in a synchronous way.
- The global move is done according to node capacity and their readiness (e.g. termination of the current instruction).
- The move is maximal.

Remark: synchronous concurrency: deterministic.

```
----- MODULE Archi dyn -----
EXTENDS Misc, Archi stat, SequencesExt
CONSTANTS ready, hit
ASSUME ready_ty \triangleq ready \in [(TimedState \times Inst) \rightarrow BOOLEAN]
ASSUME ready pre ≜
    \forall St \in TimedState: \forall r \in Inst:
         wd St(St) \Rightarrow ({i \in Inst: stage(St,i) = pre} # \emptyset
            \Rightarrow (ready[St.r] \Rightarrow r = Min({i \in Inst: stage(St.i) = pre})))
ASSUME ready post \triangleq \forall St \in TimedState, i \in Inst:
              wd St(St) \Rightarrow (stage(St,i) = post \Rightarrow \neg (ready[St,i]))
ASSUME ready cnt \triangleq \forall St \in TimedState, i \in Inst:
           wd St(St) \Rightarrow (ready[St,i] \Rightarrow cnt(St,i) = 0)
```

The basic transition

```
\begin{split} & \mathsf{next\_cnt}(\mathsf{St},i) \ \triangleq \textbf{IF} \ \mathsf{cnt}(\mathsf{St},i) \ > 0 \ \textbf{THEN} \ \mathsf{cnt}(\mathsf{St},i) - 1 \ \textbf{ELSE} \ \mathsf{cnt}(\mathsf{St},i) \\ & \mathsf{Cycle}[\mathsf{St} \in \mathsf{TimedState}] \triangleq (* \ \mathsf{synchronous} \ \mathsf{move} \ *) \\ & [i \in \mathsf{Inst} \ \mapsto \\ & \mathsf{IF} \ \mathsf{stage}(\mathsf{St},i) \ = \ \mathsf{post} \ \textbf{THEN} \ \mathsf{St}[i] \\ & \mathsf{ELSE} \ \mathsf{IF} \ \mathsf{ready}[\mathsf{St},i] \ \land \ \mathsf{willbefree} \ [\ \mathsf{St}, \ \mathsf{next\_stage}(\mathsf{stage}(\mathsf{St},i),i)] \ \ \textbf{THEN} \\ & \langle \mathsf{ix}(\mathsf{St},i) \ + \ 1, \ \mathsf{lat\_p}(\mathsf{next\_stage} \ (\mathsf{stage}(\mathsf{St},i),i),i) \ \rangle \\ & \mathsf{ELSE} \ \langle \mathsf{ix}(\mathsf{St},i) \ , \ \mathsf{next\_cnt}(\mathsf{St},i) \rangle \ \ (* \ \ \mathsf{compute} \ \ \textbf{or} \ \ \mathsf{stall} \ \ *) \\ & ] \end{split}
```

(Hahn/Reineke).

```
\label{eq:willbefree} \begin{tabular}{ll} willbefree [St \in TimedState, st \in Stage] \triangleq \\ & \land wd\_St(St) \\ & \land \lor st = post \\ & \lor \lnot (\exists \ i \in Inst: \ stage(St,i) = st) \\ & \lor \exists \ i \in Inst: \\ & \land \ stage(St,i) = st \\ & \land \ ready[St,i] \\ & \land \ willbefree [\ St, next\_stage(st,i)] \\ \end{tabular}
```

(Hahn/Reineke).

Remark. The definition relies on the wellfoundedness of stages.

The transition system

```
----- MODULE ts -----
EXTENDS Naturals, Sequences, Archi dyn
VARIABLES clock, state
vars \triangleq \langle \text{ clock}, \text{ state } \rangle
Init \triangleq clock = 0 \land state = Pre (* [i \in Inst \mapsto \langle 1,0 \rangle] *)
Next ≜
    ∧ state' = Cycle[state]
    ∧ clock' = IF state' = state THEN clock
                   ELSE clock + 1
```

Remark: The clock is for trace readability.

Plan

- Hardware Context
- A generic architecture mode
- 3 Properties
 - State ordering
 - Basic properties
 - Monotonicity property
- Experimentations
- 6 Conclusion

State ordering

```
 \begin{array}{l} (\star \  \, \text{progress order over instructions} \  \, \text{stages and counters} \, \star) \\ \text{St1\_C1} \sqsubseteq \text{St2\_C2} \triangleq \\ \qquad \langle \text{St1\_C1[1]}, \text{St2\_C2[1]} \rangle \in \text{graph\_TC} \\ \qquad \vee (\  \, \text{St1\_C1[1]} = \text{St2\_C2[1]} \wedge \  \, \text{St1\_C1[2]} \geq \text{St2\_C2[2]}) \\ \text{St1\_C1} \sqsubseteq \text{St2\_C2} \triangleq \  \, \text{St1\_C1} \sqsubseteq \text{St2\_C2} \wedge \neg \  \, \text{St2\_C2} \sqsubseteq \text{St1\_C1} \\ \text{$(\star \  \, \text{Pipeline state progress} \, \star)$} \\ \text{St1} \preceq \text{St2} \triangleq \\ \qquad \forall \  \, i \in \text{Inst:} \, \langle \text{stage}(\text{St1},i), \text{cnt}(\text{St1},i) \rangle \sqsubseteq \langle \text{stage}(\text{St2},i), \text{cnt}(\text{St2},i) \rangle \\ \text{St1} \preceq \text{St2} \triangleq \  \, \text{St1} \preceq \text{St2} \wedge \neg \  \, \text{St2} \preceq \text{St1} \\ \end{array}
```

J.-P. Bodeveix, A. Bonenfant, T. Carle, M. Filali, C. Rochange

(Hahn/Reineke).

Positive progress (1)

Functional definitions

```
\begin{split} & \text{inorder\_exp}(i,j,st\_i,st\_j) \triangleq \text{st\_j\#post} \Rightarrow (\langle \text{st\_i},\text{st\_j} \rangle \in \text{graph\_TC} \Rightarrow j < i) \\ & \text{inorder}(St) \triangleq \forall \, i,j \in \text{Inst:} \, \text{ix}\,(St,i) \in \text{steps}(i) \, \land \text{ix}\,(St,j) \in \text{steps}(j) \\ & \quad \quad \quad \Rightarrow \text{inorder\_exp}(i,j,\text{stage}(St,i),\text{stage}(St,j)) \\ & \text{inP}(St) \triangleq \{i \in \text{Inst:} \, \text{stage}(St,i) \, \# \, \text{post} \} \\ & \text{farthest}\,(St) \triangleq \text{Min}(\text{inP}(St)) \\ & \text{Inv\_Min}(St) \triangleq \\ & \quad \quad \lor \, \text{inP}(St) = \emptyset \\ & \quad \quad \lor \, \text{LET} \, n\_\text{st\_m} \triangleq \text{next\_stage}(\text{stage}(St,\text{farthest}(St)), \, \text{farthest}\,\,(St)) \, \, \text{IN} \\ & \quad \quad \quad n\_\text{st\_m} = \text{post} \, \lor \, \neg \, (\exists \, i \in \text{Inst:} \, \, \text{stage}(St,i) \, = \, n\_\text{st\_m}) \end{split}
```

Positive progress (2)

Dynamic properties

```
LEMMA next stage farthest \triangleq \forall St \in TimedState:
 \wedge wd St(St) \wedge inorder(St)
 ∧ inP(St) # ∅
 ∧ next stage(stage(St,farthest(St)), farthest(St)) # post
\Rightarrow \neg (\exists i \in Inst: stage(St, i) = next stage(stage(St, farthest(St))), farthest(St)))
LEMMA STABLE Inv. Min \triangleq \forall St \in TimedState:
    wd St(St) \wedge inorder(St) \wedge Inv Min(St) \Rightarrow Inv Min(Cycle[St])
THEOREM PositiveProgress \triangleq \forall St \in TimedState:
     \wedge wd St(St) \wedge inorder(St) \wedge Inv Min(St)
    ∧ inP(St) # ∅
     \Rightarrow St \prec Cycle[St]
```

Monotonicity (1)

Monotonicity (2)

```
Inst1 ≜ INSTANCE ts WITH
                                                                                                       clock \leftarrow clock1,
                                                                                                         hit \leftarrow hit1,
                                                                                                         state ← state1
Inst2 

                                                                                                       clock \leftarrow clock2,
                                                                                                         hit \leftarrow hit2.
                                                                                                         state ← state2
THEOREM monotonicity ≜
                                   ∧ HR Invariant(state1)
                                   ∧ HR Invariant(state2)
                                   \land state2 \leq state1 \Rightarrow Cycle[state2] \leq Cycle[state1]
```

Comments

The monotonicity is based on a generic invariant:

- Mutual exclusion inside a stage.
- Inorder property.
- general assumption about the ready predicate of specific invariant for HR architecture.

(under study)

Plan

- Hardware Context
- A generic architecture mode
- 3 Properties
- Experimentations
 - Hahn-Reineke case sudy
 - Minotaur case study
- 6 Conclusion

Hahn-Reineke architecture

- Features:
 - At most one instruction on a stage.
 - No join node.
- First development in Event-B.
- Mechanization in Isabelle-HOL and TLA⁺.

Plan

- Hardware Context
- 2 A generic architecture mode
- 3 Properties
- Experimentations
- **5** Conclusion

Conclusion (1)

- A generic architecture.
- Mechanization of the Hahn/Reineke case study.
 - Expression and proof of most of the properties over a generic architecture.
 - The case study is an instance of the generic architecture.
- Future work: Minotaur case study.
 - Stages have fifos.
 - Join node (scoreboard).
 - Architecture optimizations.

Conclusion (2)

- Formalization of a generic hardware pipeline environment for experimentation.
- Formalization of some hardware concepts and their properties over the experimentation environment.
 - Formalization of the necessary (or some sufficient) assumptions to prove these properties
 - Validation through model checking or simulation.

generic invariants