### **1,048,576 WORD X 18 BIT DYNAMIC RAM**

#### DESCRIPTION

The TC5118180AJ/FT is the new generation dynamic RAM organized 1,048,576 word by 18 bit. The TC5118180AJ/AFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5118180AJ/AFT to be packaged in a standard 40 pin plastic SOJ, and 50/44 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL,

### **FEATURES**

- 1,048,576 word by 4 bit organization
- Fast access time and cycle time
- Single power supply of 5V± 10% with a builtin V<sub>BB</sub> generator
- Low Power 825mW MAX .Operating (TC5118180AJ/AFT-70) 715mW Max. Operating TC5118180AJ/AFT-80 5.5mW Max. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Fast Page Moode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms Package TC5118180AJ : SOJ42-P-400

TC5118180AFT: TSOP50-P-400


### KEY PARAMETERS


ITEM		TC5118180AJ/AFT			
		-70	-80		
t <sub>RAC</sub>	RAS Access Time	70ns	80ns		
t <sub>AA</sub>	Column Address Access Time	35ns	40ns		
t <sub>CAC</sub>	CAS Access Time	20ns	20ns		
t <sub>RC</sub>	Cycle Time	130ns	150ns		
t <sub>PC</sub>	Fast Page Mode Cycle Time	45ns	50ns		


#### **PIN NAME**

A0~A9	Row Address Strobe
RAS	Row Address Strobe
UCAS	Upper Byte Control
LCAS	Lower Byte Control
WRITE	Read/Write Input
ŌĒ	Output Enable
I/O1~I/O18	Data Input/Output
$V_{CC}$	Power (+ 5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

### PIN CONNECTION (TOP VIEW)







### ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V <sub>IN</sub>	0.5~V <sub>CC</sub> + 0.5	v	1
Output Voltage	V <sub>OUT</sub>	$-0.5 \sim V_{CC} + 0.5$	v	1
Power Supply Voltage	v <sub>cc</sub>	<b>—</b> 0.5~7	v	1
Operating Temperature	T <sub>OPR</sub>	0~70	°C	1
Storage Temperature	T <sub>STG</sub>	<b>—</b> 55~150	°C	1
Soldering Temperature • Time	T <sub>SOLDER</sub>	260 • 10	°C • sec	1
Power Dissipation	P <sub>D</sub>	900	mW	1
Short Circuit Output Current	I OUT	50	mA	1

### RECOMMENDED D.C. OPERATING CONDITION (Ta = $0 \sim 70^{\circ}$ C)

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	High Level Input Voltage	2.4	-	V <sub>CC</sub> +0.5*	V	2
$V_{IL}$	Low Level Input Voltage	-0.5**	-	0.8	V	2

<sup>\*</sup>  $V_{CC}$  + 2.0V at pulse width  $\leq$  20ns. (pulse width is measured at  $V_{CC}$ ) \*\* -2.0V at pulse width  $\leq$  20ns. (pulse width is measured at 0V)

### D.C. OPERATING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , Ta = 0~70°C)

SYMBOL	PARAMETER		MIN.	MAX.	UNIT	NOTE
1	OPERATING CURRENT	TC5118180AJ/AFT-70	-	150	mA	3,4
ccı	Average Power Supply Operating Current (RAS, UCAS, LCAS Addrs. Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN)		-	- 130		5
CC2	STANBY CURRENT Power Supply Standby Current (RAS=UCAS=LCAS=V <sub>IH</sub> )			2	mA	
	RAS ONLY REFRESH CURRENT	TC5118180AJ/AFT-70	-	150		
CC3	Average Power Supply Current (RAS Only Mode	TC5118180AJ/AFT-80	-	130	mA	3, 5
	(RAS, Cycling, UCAS,= LCAS V <sub>IH</sub> : t <sub>RC</sub> =t <sub>RC</sub> MIN)					
	FAST PAGE MODE CURRENT	TC5118180AJ/AFT-70	•	85		
CC4	Average Power Supply Current, Fast Page Mode TC5118180AJ/AFT-80			75	mA	3, 4, 5
	(RAS=V <sub>IL</sub> , UCAS, ICAS Addrs.Cycling: t <sub>PC</sub> =t <sub>PC</sub> MIN	<b>√</b> )				
ccs	STANDBY CURRENT Power Supply Standby Current, (RAS=UCAS=LCAS= V <sub>CC</sub> -0.2V)		-	1	mA	
	CAS BEFORE RAS REFRESH CURRENT	TC5118180AJ/AFT-70	-	150		
CC6	Average Power Supply Current, CAS Before	TC5118180AJ/AFT-80	-	130	mA	3, 5
	RAS Mode (RAS, UCAS, LCAS, Cycling: t <sub>RC</sub> =t <sub>RC</sub>				•	
l (L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input $(OV \le V_{IN} \le V_{CC}, All Other Pins Not Under Test$	=OV	-10	10	μА	
O (L)	OUTPUT LEAKAGE CURRENT $(D_{OUT} \text{ is disabled, } \le 0V \le V_{OUT} \le V_{CC}$	-10	10	μА		
V <sub>OH</sub>	OUTPUT LEVEL (Output "H" Level Voltage (OUT = 5mA)		2.4	-	v	
V <sub>OL</sub>	OUTPUT LEVEL (Output "H" Level Voltage (OUT = 4.2mA)		-	0.4	v	

### CAPACITANCE \* $(T_{CC} = 5V \pm 10\%, f = 1MHz, Ta = 0~70^{\circ}c)$

SYMBOL	PARAMETER	MIN	MAX	UNIT
C <sub>I1</sub>	Input Capacitance (A0 ~A9)	-	5	<sub>P</sub> F
C <sub>I2</sub>	Input Capacitance (RAS, UCAS, LCAS, WRITE, OE)	-	7	₽F
C <sub>0</sub>	Input/Output Capacitance (I/O1~I/O18)	i	7	PF

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS ( $V_{CC}$ = 5V ± 10%, Ta = 0~70°C)(Notes 6,7,8)

		TC5118180AJ/AFT					
SYMBOL	PARAMETER		-70	-80		UNIT	NOTES
		MIN	MAX.	MIN	MAX		
t <sub>RC</sub>	Random Read or Write Cycle Time	130	-	150	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle	185	-	205	-	ns	
t <sub>PC</sub>	Fast Page Mode Cycle Time	45	-	50	-	ns	
t <sub>PRMW</sub>	Fast Page Mode Read-Modify-Write Cycle Time	100	-	105	-	ns	
t <sub>RAC</sub>	Access Time from RAS	-	70	-	80	ns	9,14,15
t <sub>CAC</sub>	Access Time from CAS	-	20	-	20	ns	9,14
t <sub>AA</sub>	Access Time from Column Address	-	35	-	40	ns	9,15
t <sub>CPA</sub>	Access Time from CAS Precharge	-	40	-	45	-	9
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	-	0	-	ns	9
t <sub>OFF</sub>	Output Buffer Turn-off Delay	0	15	0	15	ns	10
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t <sub>RP</sub>	RAS Presharge Time	50	-	60	-	ns	
t <sub>RAS</sub>	RAS Pulse Width	70	10,000	80	10,000	ns	
t <sub>RASP</sub>	RAS Pulse Width (Fast Page Mode)	70	100,000	80	100,000	ns	
t <sub>RSH</sub>	RAS Hold Time	20	-	20	-	ns	
t <sub>RHCP</sub>	RAS Hold Time From CAS Precharge (Fast Page Mode)	40	-	45	-	ns	
	CAS Hold Time	70		901			
t_csh	CAS Pulse Width	20	10,000	80	10.000	ns	
t <sub>CAS</sub>	RAS to CAS Delay Time		10,000	20	10,000	ns	1.4
t <sub>RCD</sub>	<u></u>	20	50	20	60	ns —	14
t <sub>RAD</sub>	RAS to Column Address Delay Time	15	35	15	40	ns	15
t <sub>CRP</sub>	CAS to RAS Precharge Time	5		5		ns	
t <sub>CP</sub>	CAS Precharge Time	10	-	10	-	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	-	0	-	ns	
t <sub>rah</sub>	Row Address Hold Time	10	-	10		ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	-	0		ns	
t <sub>CAH</sub>	Column Address Hold Time	10	-	15	-	ns	
t <sub>RAL</sub>	Column Address To RAS Lead Time	35		40	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0		ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	ns	11
t <sub>rrh</sub>	Read Command Hold Time referenced to RAS	0	-	0	•	ns	11
t <sub>WCH</sub>	Write Command Hold Time	15	-	15	-	ns	


## ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS (CONT)

			TC51181	UNIT	NOTES		
SYMBOL	PARAMETER	-70				-80	
		MIN	MAX	MIN	MAX		
t <sub>WP</sub>	Write Command Pulse Width	15	-	15	-	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	20	-	20	-	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	20	-	20	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	0	-	ns	12
t <sub>DH</sub>	Data Hold Time	15	-	15	-	ns	12
t <sub>REF</sub>	Refresh Period	-	8	-	8	ns	
t <sub>WCS</sub>	Write Command Set-Up Time	0	-	0	-	ns	13
t <sub>CWD</sub>	CAS to WRITE Delay Time	50	-	50	-	ns	13
t <sub>RWD</sub>	RAS to WRITE Delay Time	100	-	110	-	ns	13
t <sub>AWD</sub>	Column Address to WE Delay Time	65	-	70	-	ns	13
t <sub>CPWD</sub>	CAS Precharge to WRITE Delay Time	70	-	75	-	ns	13
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	15	-	15	-	ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	5	-	5	-	ns	
t <sub>CPT</sub>	CAS Precharge Time (CAS before RAS Counter Test Cycle	30	-	30	-	ns	
t <sub>ROH</sub>	RAS Hold Time referenced to OE	10	-	10		ns	
† <sub>OEA</sub>	OE Access TIme	-	20	0	20	ns	9
t <sub>OED</sub>	OE to Data Delay	20	-	20	-	ns	
t <sub>OEZ</sub>	Output buffer turn off Delay Time from OE	0	20	0	20	ns	10
t <sub>OEH</sub>	OE Command Hold Time	20	-	20	-	ns	
t <sub>ODS</sub>	Output Disable Set-Up Time	0	-	0	-	ns	

#### NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to V<sub>SS</sub>.
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> depend on cycle rate.
- 4. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
- Address can be changed one or less while RAS=V<sub>IL</sub>. In case of I<sub>CC4</sub>, it can be changed once or less during a fast page mode cycle (t<sub>PC</sub>).
- An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume  $t_T=5$ ns.
- 8.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- t<sub>OFF</sub> (max.) and t<sub>OEZ</sub> (max.) define the time at which the output achieveS the open circuit condition and are not referenced to output voltage levels.
- 11. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to UCAS or LCAS leading edge in early write cycles and to WRITE leading edge in Read-Modify-Write cycles.
- 13. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥t<sub>WCS</sub> (min.), the cycle is an early write cycle and the data output will remain open circuit (high impedance) through the entire cycle; If t<sub>RWD</sub>≥t<sub>RWD</sub> (min.), t<sub>CWD</sub>≥t<sub>CWD</sub> (min.), t<sub>AWD</sub>≥t<sub>AWD</sub> (min.) and t<sub>CPWP</sub>≥t<sub>CPWD</sub> (min.), (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of condifition is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  can be met.  $t_{RCD}$  (max.) is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled by  $t_{CAC}$ .
- 15. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.


### READ CYCLE




A-486

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

### **UPPER BYTE READ CYCLE**




### LOWER BYTE READ CYCLE




Note: D<sub>IN</sub> (I/O1~I/O9) = OPEN D<sub>IN</sub> (I/O10~I/O18) = Don't Care : "H" or "L"

### WRITE CYCLE (EARLY WRITE)




Note: D<sub>OUT</sub> = OPEN

### **UPPER BYTE WRITE CYCLE (EARLY WRITE)**



Note: D<sub>IN</sub> (I/O1~I/O9) = Don't Care
D<sub>OUT</sub> = OPEN


### LOWER BYTE WRITE CYCLE (EARLY WRITE)




: "H" or "L"

Note: D<sub>IN</sub> (VO10~I/O18) = Don't Care
D<sub>OUT</sub> = OPEN


### WRITE CYCLE ( $\overline{\text{OE}}$ CONTROLLED WRITE)



### UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




### LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)



Note: D<sub>IN</sub> (VO10~VO18) = Don't Care
D<sub>OUT</sub> = OPEN


: "H" or "L"

### **READ-MODIFY-WRITE CYCLE**




: "H" or "L"

### UPPER BYTE READ-MODIFY-WRITE CYCLE




Note: D<sub>IN</sub> (I/O10~I/O18) = Don't Care D<sub>OUT</sub> (I/O10~I/O18) = OPEN

### LOWER BYTE READ-MODIFY-WRITE CYCLE





Note: D<sub>IN</sub> (I/O10~I/O18) = Don't Care D<sub>OUT</sub> (I/O10~I/O18) = OPEN

### FAST PAGE MODE READ CYCLE




### FAST PAGE MODE BYTE READ CYCLE






# tpc t<sub>RSH</sub> <sup>t</sup>CSH COL.N two. VO10 D<sub>IN</sub> 1 : "H" or "L" Note: Dout = OPEN


### FAST PAGE MODE READ-MODIFY-WRITE CYCLE








### **RAS ONLY REFRESH CYCLE**



### **CAS BEFORE RAS ONLY REFRESH CYCLE**




Note: WRITE, OE, A0~A9="H" or "L"


D<sub>IN</sub>=Don't Care

CAS before RAS refresh is performed when either UCAS or LCAS meets this timing.

### HIDDEN REFRESH CYCLE (READ)




### **HIDDEN REFRESH CYCLE (WRITE)**




Note: Dout = OPEN

: "H" or "L"


### **CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE**



### **CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE**



### **CAS BEFORE RAS REFRESH COUNTER TEST READ-MODIFY-WRITE CYCLE**



: "H" or "L"