FAST CMOS 16-BIT BIDIRECTIONAL TRANSCEIVERS

Integrated Device Technology, Inc.

IDT54/74FCT16245T/AT/CT/ET
IDT54/74FCT162245T/AT/CT/ET
IDT54/74FCT166245T/AT/CT
IDT54/74FCT162H245T/AT/CT/ET

FEATURES:

- **Common features:**
  - 0.5 MICRON CMOS Technology
  - **High-speed, low-power CMOS replacement for ABT functions**
  - **Typical tSK(o) (Output Skew) < 250ps**
  - **Low input and output leakage ≤ 1μA (max.)**
  - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
  - Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
  - Extended commercial range of -40°C to +85°C
- **Features for FCT16245T/AT/CT/ET:**
  - High drive outputs (-32mA I_{OH}, 64mA I_{OL})
  - Power off disable outputs permit "live insertion"
  - Typical V_{OLP} (Output Ground Bounce) < 1.0V at V_{CC} = 5V, T_A = 25°C
- **Features for FCT162245T/AT/CT/ET:**
  - Balanced Output Drivers: ±24mA (commercial), ±16mA (military)
  - Reduced system switching noise
  - Typical V_{OLP} (Output Ground Bounce) < 0.6V at V_{CC} = 5V, T_A = 25°C

DESCRIPTION:

The 16-bit transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for synchronous communication between two busses (A and B). The Direction and Output Enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls the direction of data flow. The output enable pin (xOE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

The FCT16245T are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162245T have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times– reducing the need for external series terminating resistors. The FCT162245T are plug-in replacements for the FCT16245T and ABT16245 for on-board interface applications.

The FCT166245T are suited for very low noise, point-to-point driving where there is a single receiver, or a light lumped

FUNCTIONAL BLOCK DIAGRAM

2545 drw 01

2545 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1996

DSC-2545/9

FEATURES: (Cont'd.)

- **Features for FCT166245T/AT/CT:**
  - Light Drive A Port: ±8mA (commercial), ±6mA (military)
  - High Drive B Port: +64mA, –32mA (commercial), +48mA, –24mA (military)
  - Minimal system switching noise
  - Typical V_{OLP} (Output Ground Bounce) < 0.25V at V_{CC} = 5V, T_A = 25°C (A Port Switching)
- **Features for FCT162H245T/AT/CT/ET:**
  - Bus Hold retains last active bus state during 3-state
  - Eliminates the need for external pull up resistors

DESCRIPTION: (Cont'd.)

load (<100pF). The buffers are designed to limit the output current to levels which will avoid noise and ringing on the signal lines without using external series terminating resistors. These parts have a ±8mA driver on the "A" Port and a +64/–32mA driver on the "B" Port, making them ideal for interfacing noisy system busses to noise sensitive interfaces.

The FCT162H245T have "Bus Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull-up/down resistors.

PIN CONFIGURATIONS

1DIR	1	48	1$\overline{OE}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
VCC	7	42	VCC
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
VCC	18	31	VCC
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2$\overline{OE}$

SO48-1
SO48-2
SO48-3

2545 drw 03

**SSOP/
TSSOP/TVSOP
TOP VIEW**

1DIR	1	48	1$\overline{OE}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
VCC	7	42	VCC
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
VCC	18	31	VCC
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2$\overline{OE}$

E48-1

2545 drw 04

**CERPACK
TOP VIEW**

PIN DESCRIPTION

Pin Names	Description
x$\overline{\text{OE}}$	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs[1,2]
xBx	Side B Inputs or 3-State Outputs[1,3]

NOTES: 2545 tbl 01
1. On FCT162H245T these pins have "Bus Hold". All other pins are standard inputs, outputs or I/Os.
2. On FCT166245T this is the ±8mA Port.
3. On FCT166245T this is the +64/–32mA Port.

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Description	Max.	Unit
V$_{TERM}$[2]	Terminal Voltage with Respect to GND	–0.5 to +7.0	V
V$_{TERM}$[3]	Terminal Voltage with Respect to GND	–0.5 to V$_{CC}$ +0.5	V
T$_{STG}$	Storage Temperature	–65 to +150	°C
I$_{OUT}$	DC Output Current	–60 to +120	mA

NOTES: 2545 lnk 03
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT and FCT166XXXT (A-Port) Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT and FCT166XXXT (A-Port).

FUNCTION TABLE[1]

Inputs		Outputs
x$\overline{\text{OE}}$	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

NOTE: 2545 tbl 02
1. H = HIGH Voltage Level
   L = LOW Voltage Level
   X = Don't Care
   Z = High Impedance

CAPACITANCE (T$_A$ = +25°C, f = 1.0MHz)

Symbol	Parameter[1]	Conditions	Typ.	Max.	Unit
C$_{IN}$	Input Capacitance	V$_{IN}$ = 0V	3.5	6.0	pF
C$_{I/O}$	I/O Capacitance	V$_{OUT}$ = 0V	3.5	8.0	pF

NOTE: 2545 lnk 04
1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (STANDARD PARTS)

Following Conditions Apply Unless Otherwise Specified:

Commercial: T_A = −40°C to +85°C, V_{CC} = 5.0V ± 10%; Military: T_A = −55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I_{IH}	Input HIGH Current (Input pins)[5]	V_{CC} = Max.	V_I = V_{CC}	—	—	±1	µA
	Input HIGH Current (I/O pins)[5]			—	—	±1	
I_{IL}	Input LOW Current (Input pins)[5]		V_I = GND	—	—	±1	
	Input LOW Current (I/O pins)[5]			—	—	±1	
I_{OZH}	High Impedance Output Current	V_{CC} = Max.	V_O = 2.7V	—	—	±1	µA
I_{OZL}	(3-State Output pins)[5]		V_O = 0.5V	—	—	±1	
V_{IK}	Clamp Diode Voltage	V_{CC} = Min., I_{IN} = −18mA		—	−0.7	−1.2	V
I_{OS}	Short Circuit Current	V_{CC} = Max., V_O = GND[3]		−80	−140	−225	mA
V_H	Input Hysteresis	—		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	V_{CC} = Max., V_{IN} = GND or V_{CC}		—	5	500	µA

2545 lnk 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16245T AND FCT166245T (B-PORT)

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
I_O	Output Drive Current	V_{CC} = Max., V_O = 2.5V[3]		−50	—	−180	mA
V_{OH}	Output HIGH Voltage	V_{CC} = Min.	I_{OH} = −3mA	2.5	3.5	—	V
		V_{IN} = V_{IH} or V_{IL}	I_{OH} = −12mA MIL. I_{OH} = −15mA COM'L.	2.4	3.5	—	V
			I_{OH} = −24mA MIL. I_{OH} = −32mA COM'L.[4]	2.0	3.0	—	V
V_{OL}	Output LOW Voltage	V_{CC} = Min. V_{IN} = V_{IH} or V_{IL}	I_{OL} = 48mA MIL. I_{OL} = 64mA COM'L.	—	0.2	0.55	V
I_{OFF}	Input/Output Power Off Leakage[5]	V_{CC} = 0V, V_{IN} or V_O ≤ 4.5V		—	—	±1	µA

2545 lnk 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT162245T

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
I_{ODL}	Output LOW Current	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL}, V_{OUT} = 1.5V[3]		60	115	200	mA
I_{ODH}	Output HIGH Current	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL}, V_{OUT} = 1.5V[3]		−60	−115	−200	mA
V_{OH}	Output HIGH Voltage	V_{CC} = Min. V_{IN} = V_{IH} or V_{IL}	I_{OH} = −16mA MIL. I_{OH} = −24mA COM'L.	2.4	3.3	—	V
V_{OL}	Output LOW Voltage	V_{CC} = Min. V_{IN} = V_{IH} or V_{IL}	I_{OL} = 16mA MIL. I_{OL} = 24mA COM'L.	—	0.3	0.55	V

2545 lnk 07

OUTPUT DRIVE CHARACTERISTICS FOR FCT166245T (A-PORT ONLY)

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
I_{ODL}	Output LOW Current	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL}, V_{OUT} = 1.5V[3]		16	48	96	mA
I_{ODH}	Output HIGH Current	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL}, V_{OUT} = 1.5V[3]		−16	−48	−96	mA
V_{OH}	Output HIGH Voltage	V_{CC} = Min. V_{IN} = V_{IH} or V_{IL}	I_{OH} = −6mA MIL. I_{OH} = −8mA COM'L.	2.4	3.3	—	V
V_{OL}	Output LOW Voltage	V_{CC} = Min. V_{IN} = V_{IH} or V_{IL}	I_{OL} = 6mA MIL. I_{OL} = 8mA COM'L.	—	0.3	0.55	V

2545 lnk 08

NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. The test limit for this parameter is ± 5µA at T_A = −55°C.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (BUS HOLD)

Following Conditions Apply Unless Otherwise Specified:

Commercial: T_A = −40°C to +85°C, V_{CC} = 5.0V ± 10%; Military: T_A = −55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter		Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
V_{IH}	Input HIGH Level		Guaranteed Logic HIGH Level		2.0	—	—	V
V_{IL}	Input LOW Level		Guaranteed Logic LOW Level		—	—	0.8	V
I_{IH}	Input HIGH Current[4]	Standard Input[5]	V_{CC} = Max.	V_I = V_{CC}	—	—	±1	µA
		Standard I/O[5]			—	—	±1	
		Bus Hold Input			—	—	±100	
		Bus Hold I/O			—	—	±100	
I_{IL}	Input LOW Current[4]	Standard Input[5]		V_I = GND	—	—	±1	
		Standard I/O[5]			—	—	±1	
		Bus Hold Input			—	—	±100	
		Bus Hold I/O			—	—	±100	
I_{BHH}	Bus Hold Sustain Current[4]	Bus Hold Input	V_{CC} = Min.	V_I = 2.0V	−50	—	—	µA
I_{BHL}				V_I = 0.8V	+50	—	—	
I_{OZH}	High Impedance Output Current (3-State Output pins)[5,6]		V_{CC} = Max.	V_O = 2.7V	—	—	±1	µA
I_{OZL}				V_O = 0.5V	—	—	±1	
V_{IK}	Clamp Diode Voltage		V_{CC} = Min., I_{IN} = −18mA		—	−0.7	−1.2	V
I_{OS}	Short Circuit Current		V_{CC} = Max., V_O = GND[3]		−80	−140	−225	mA
V_H	Input Hysteresis		—		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current		V_{CC} = Max., V_{IN} = GND or V_{CC}		—	5	500	µA

2545 lnk 09

NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. The test limit for this parameter is ± 5µA at T_A = −55°C.
6. Does not include Bus Hold I/O pins.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V[3]		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current[4]	Vcc = Max. Outputs Open xOE = xDIR = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	60	100	µA/ MHz
I_C	Total Power Supply Current[6]	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	—	0.6	1.5	mA
		50% Duty Cycle xOE = xDIR = GND One Bit Toggling	VIN = 3.4V VIN = GND	—	0.9	2.3	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	—	2.4	4.5[5]	
		50% Duty Cycle xOE = xDIR = GND Sixteen Bits Toggling	VIN = 3.4V VIN = GND	—	6.4	16.5[5]	

2545 tbl 10

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4V). All other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
6. I_C = $I_{QUIESCENT}$ + I_{INPUTS} + $I_{DYNAMIC}$

   I_C = I_{CC} + ΔI_{CC} $D_H N_T$ + I_{CCD} ($f_{CP}N_{CP}/2$ + f_iN_i)

   I_{CC} = Quiescent Current (I_{CCL}, I_{CCH} and I_{CCZ})
   ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
   D_H = Duty Cycle for TTL Inputs High
   N_T = Number of TTL Inputs at D_H
   I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
   f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
   N_{CP} = Number of Clock Inputs at f_{CP}
   f_i = Input Frequency
   N_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition[1]	FCT16245T/162245T[5] Com'l. Min.[2]	Max.	Mil. Min.[2]	Max.	FCT16245AT/162245AT[5] Com'l. Min.[2]	Max.	Mil. Min.[2]	Max.	Unit
t_{PLH} t_{PHL}	Propagation Delay A to B, B to A	$C_L = 50pF$ $R_L = 500\Omega$	1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9	ns
t_{PZH} t_{PZL}	Output Enable Time x$\overline{OE}$ to A or B		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	ns
t_{PHZ} t_{PLZ}	Output Disable Time x$\overline{OE}$ to A or B		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	ns
t_{PZH} t_{PZL}	Output Enable Time xDIR to A or B[4]		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	ns
t_{PHZ} t_{PLZ}	Output Disable Time xDIR to A or B[4]		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	ns
$t_{SK(o)}$	Output Skew[3]		—	0.5	—	0.5	—	0.5	—	0.5	ns

2545 tbl 11

Symbol	Parameter	Condition[1]	FCT16245CT/162245CT[5] Com'l. Min.[2]	Max.	Mil. Min.[2]	Max.	FCT16245ET/162245ET[5] Com'l. Min.[2]	Max.	Mil. Min.[2]	Max.	Unit
t_{PLH} t_{PHL}	Propagation Delay A to B, B to A	$C_L = 50pF$ $R_L = 500\Omega$	1.5	4.1	1.5	4.5	1.5	3.2	—	—	ns
t_{PZH} t_{PZL}	Output Enable Time x$\overline{OE}$ to A or B		1.5	5.8	1.5	6.2	1.5	4.4	—	—	ns
t_{PHZ} t_{PLZ}	Output Disable Time x$\overline{OE}$ to A or B		1.5	4.8	1.5	5.2	1.5	4.0	—	—	ns
t_{PZH} t_{PZL}	Output Enable Time xDIR to A or B[4]		1.5	5.8	1.5	6.2	1.5	4.8	—	—	ns
t_{PHZ} t_{PLZ}	Output Disable Time xDIR to A or B[4]		1.5	4.8	1.5	5.2	1.5	4.0	—	—	ns
$t_{SK(o)}$	Output Skew[3]		—	0.5	—	0.5	—	0.5	—	—	ns

2545 tbl 12

NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.
5. Including parts with Bus Hold.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol	Parameter	Condition[1]	FCT166245T				FCT166245AT				FCT166245CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	
tPLH tPHL	Propagation Delay A to B	$C_L = 50pF$ $R_L = 500\Omega$	1.5	4.6	1.5	4.9	1.5	4.1	1.5	4.5					ns
tPLH tPHL	Propagation Delay B to A		1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9					ns
tPZH tPZL	Output Enable Time xOE to B		1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2					ns
tPZH tPZL	Output Enable Time xOE to A		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5					ns
tPHZ tPLZ	Output Disable Time xOE to B		1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2					ns
tPHZ tPLZ	Output Disable Time xOE to A		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0					ns
tPZH tPZL	Output Enable Time xDIR to B[4]		1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2					ns
tPZH tPZL	Output Enable Time xDIR to A[4]		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5					ns
tPHZ tPLZ	Output Disable Time xDIR to B[4]		1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2					ns
tPHZ tPLZ	Output Disable Time xDIR to A[4]		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0					ns
tSK(o)	Output Skew[3]		—	0.5	—	0.5	—	0.5	—	0.5					ns

2545 tbl 13

NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.

# TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS

2545 drw 05

SWITCH POSITION

| Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

2545 lnk 14

DEFINITIONS:
C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse
   Generator.

SET-UP, HOLD AND RELEASE TIMES


2545 drw 06

PULSE WIDTH

2545 drw 07

PROPAGATION DELAY

2545 drw 08

ENABLE AND DISABLE TIMES

2545 drw 09

NOTES:
1. Diagram shown for input Control Enable-LOW and input Control
   Disable-HIGH
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns

ORDERING INFORMATION

IDT	XX	FCT	X	X	XXXX	X	X
	Temp. Range		Drive	Bus Hold	Device Type	Package	Process

Blank	Commercial
B	MIL-STD-883, Class B

PV	Shrink Small Outline Package (SO48-1)
PA	Thin Shrink Small Outline Package (SO48-2)
PF	Thin Very Small Outline Package (SO48-3)
E	CERPACK (E48-1)

245T	Non-Inverting 16-Bit Bidirectional Transceiver
245AT	
245CT	
245ET	

Blank	Standard
H	Bus Hold

16	16-Bit High Drive
162	16-Bit Balanced Drive
166	16-Bit Light Drive

54	–55°C to +125°C
74	–40°C to +85°C

2545 drw 10