



This figure is a blank schematic sheet for the COMET68k project. It features a grid with columns numbered 1 to 8 and rows labeled A, B, C, D, E, and F. The sheet contains two rows of component boxes, each with a title and a file path:


- Row A:**
 - Expansion header (File: expansion_header.kicad_sch)
 - CPU (File: cpu.kicad_sch)
 - Memory (File: memory.kicad_sch)
 - Ethernet (File: ethernet.kicad_sch)
 - UART (File: uart.kicad_sch)
 - Timer & RTC (File: timer_rtc.kicad_sch)
- Row B:**
 - Reset (File: reset.kicad_sch)
 - CPLD (File: cpld.kicad_sch)
 - Onboard IO (File: onboard_io.kicad_sch)
 - X busses (File: xbusses.kicad_sch)
 - ROM (File: rom.kicad_sch)

The bottom right corner contains a metadata table:

| | | |
|-------------------------------|------------------|----------|
| FREE FOR NON-COMMERCIAL USE | | |
| (C) TOM STOREY | | |
| Sheet: / | | |
| File: COMET68k.kicad_sch | | |
| Title: COMET68k | | |
| Size: A3 | Date: 2023-08-11 | Rev: 2 |
| KiCad E.D.A. kicad (6.0.10-0) | | Id: 1/12 |










The three diagrams illustrate the power supply connections for different components:


- Diagram 1 (Left):** Shows three 74FCT257 components (U7B, U8B, U9B). Each component has its VCC pin (pin 16) connected to a +5V supply and its GND pin (pin 8) connected to a common ground.
- Diagram 2 (Middle):** Shows a TC5118180AJ component (U10B). Its VCC pin (pin 1) is connected to +5V, and its VSS pins (pins 22, 37, and 42) are connected to a common ground.
- Diagram 3 (Right):** Shows another TC5118180AJ component (U11B). Its VCC pin (pin 1) is connected to +5V, and its VSS pins (pins 22, 37, and 42) are connected to a common ground.




| |
|---------------|
| Rev: 2 |
| Id: 4/12 |









FREE FOR NON-COMMERCIAL USE

(C) TOM STOREY

Sheet: /CPLD/
File: cpld.kicad_sch

Title: CPLD

Size: A3 Date: 2023-08-11
KiCad E.D.A. kicad (6.0.10-0)

Rev: 2
Id: 8/12

IO DECODE SUMMARY

| OFFSET | WRITE | READ | FUNCTION |
|--------|-------|------|---------------------------------------|
| 0 | X | X | READ/WRITE CONTROL REGISTER 1 |
| 1 | X | X | READ/WRITE CONTROL/STATUS REGISTER 2 |
| 2 | | X | WATCHDOG TIMER RESET |
| 3 | | X | SOFTWARE RESET (IF ENABLED VIA CSR 2) |

CONTROL REGISTER 1

| RW-x | RW-x | RW-x | RW-x | RW-x | RW-x | RW-x | RW-x |
|------------|----------|--------|----------|-------|-------|-------|-------|
| CPLD_FUNC1 | SPK_GATE | ETH_LI | ETH_LPBK | LED_D | LED_C | LED_B | LED_A |
| BIT 7 | | | | | | | BIT 0 |

| | | | |
|-------|---|-------|---|
| BIT 7 | CPLD_FUNC1: CPLD FUNCTION 1 0 = LOGIC LOW TO CPLD PIN 1 = LOGIC HIGH TO CPLD PIN | BIT 3 | LED_D: LED D CONTROL 1 = LED OFF 0 = LED ON |
| BIT 6 | SPK_GATE: SPEAKER GATE 1 = SPEAKER TIMER IS GATED 0 = SPEAKER TIMER IS RUNNING | BIT 2 | LED_C: LED C CONTROL 1 = LED OFF 0 = LED ON |
| BIT 5 | ETH_LI: ETHERNET LINK INTEGRITY TEST 1 = LINK INTEGRITY TEST ENABLED 0 = LINK INTEGRITY TEST DISABLED | BIT 1 | LED_B: LED B CONTROL 1 = LED OFF 0 = LED ON |
| BIT 4 | ETH_LPBK: ETHERNET LOOPBACK 1 = LOOPBACK ENABLED 0 = LOOPBACK DISABLED | BIT 0 | LED_A: LED A CONTROL 1 = LED OFF 0 = LED ON |


CONTROL/STATUS REGISTER 2


| R-1 | R-0 | RW-0 | RW-0 | R-x | R-x | R-x | R-x |
|-------|------|-------------|--------|---------|---------|---------|---------|
| POR | WDTO | SOFT_RST_EN | WDT_EN | CONFIG3 | CONFIG2 | CONFIG1 | CONFIG0 |
| BIT 7 | | | | | | | BIT 0 |

| | | | |
|-------|--|---------|---|
| BIT 7 | POR: POWER ON RESET FLAG (1)(3) 1 = POWER ON RESET OCCURRED 0 = NORMAL RESET | BIT 4 | WDT_EN: WATCHDOG TIMER ENABLE (4) 1 = WATCHDOG IS ENABLED 0 = WATCHDOG IS DISABLED |
| BIT 6 | WDTO: WATCHDOG TIMEOUT FLAG (2)(3) 1 = WATCHDOG TIMEOUT CAUSED RESTART 0 = NORMAL RESET | BIT 3-0 | CONFIG3..0: CONFIGURATION JUMPERS 1 = OPEN, JUMPER NOT INSTALLED 0 = CLOSED, JUMPER INSTALLED |
| BIT 5 | SOFT_RST_EN: SOFTWARE RESET ENABLE (4) 1 = SOFTWARE RESET MAY BE INITIATED 0 = SOFTWARE RESET IS INHIBITED | | |

NOTE 1: BIT IS SET DURING POWER UP, OR BROWNOUT IF VOLTAGE DROPS TO 4V OR LESS.
NOTE 2: BIT IS SET IN THE EVENT OF A WATCHDOG TIMEOUT. BIT IS CLEARED BY POR OR BROWNOUT.
NOTE 3: BIT IS CLEARED AFTER CONTROL/STATUS REGISTER 2 IS READ.
NOTE 4: BIT IS CLEARED FOLLOWING ANY RESET CAUSE.

LEGEND:
R = READABLE BIT W = WRITABLE BIT U = UNIMPLEMENTED BIT
-n = VALUE AT POR 1 = BIT IS SET 0 = BIT IS CLEARED x = BIT IS UNKNOWN





FREE FOR NON-COMMERCIAL USE

(C) TOM STOREY

Sheet: /X busses/

File: xbusses.kicad_sch

Title: X-BUS


Size: A3

Date: 2023-08-11

Rev: 2

KiCad E.D.A. kicad (6.0.10-0)

Id: 10/12



FREE FOR NON-COMMERCIAL USE



(C) TOM STOREY

Sheet: /ROM/
File: rom.kicad_sch

Title: ROM SOCKETS

Size: A3 | Date: 2023-08-11
KiCad E.D.A. kicad (6.0.10-0)

Rev: 2
Id: 11/12



| | | |
|---|------------------|-----------|
| Sheet: /Reset/ File: reset.kicad_sch | | |
| Title: RESET, VOLTAGE SUPERVISOR, WATCHDOG | | |
| Size: A3 | Date: 2023-08-11 | Rev: 2 |
| KiCad E.D.A. kicad (6.0.10-0) | | Id: 12/12 |