Communication of a CPLD with the analog-to-digital converter ADC0832 (modeled in VHDL)
-
Updated
Jul 12, 2022 - VHDL
Communication of a CPLD with the analog-to-digital converter ADC0832 (modeled in VHDL)
Analog to digital drivers for Sigma Delta Modulators with high level interfaces
Implementation of a sampler using the XADC mounted on the Arty A7-35T development board and the PmodAD1 by Digilent (AD7476A).
Add a description, image, and links to the analog-to-digital-converter topic page so that developers can more easily learn about it.
To associate your repository with the analog-to-digital-converter topic, visit your repo's landing page and select "manage topics."