SAYEH cpu-memory basic computer
-
Updated
Jul 12, 2017 - VHDL
SAYEH cpu-memory basic computer
implementing SAYEH cache using VHDL
SAYEH (Simple Architecture, Yet Enough Hardware) Basic Computer
Computer Architecture Lab AUT Spring 2022
Implementation of a basic CPU using VHDL.
A limited implementation of MIPS BASIC COMPUTER with vhdl.
Design and implementation of a small modular processor, called SAYEH (Simple Architecture, Yet Enough Hardware) which contains controller and datapath.
Implementation of Basic Computer(Mano Machine)
Add a description, image, and links to the basic-computer topic page so that developers can more easily learn about it.
To associate your repository with the basic-computer topic, visit your repo's landing page and select "manage topics."