Synthesizable SystemVerilog IP-Core of the I2S Receiver
-
Updated
Jun 7, 2020 - SystemVerilog
Synthesizable SystemVerilog IP-Core of the I2S Receiver
Synthesizable SystemVerilog IP-Core of the First-Order Delta-Sigma Modulator
Synthesizable SystemVerilog IP-Cores of the Forward and Backward Clarke Transformation
Add a description, image, and links to the cpld topic page so that developers can more easily learn about it.
To associate your repository with the cpld topic, visit your repo's landing page and select "manage topics."