Thesis covers research on digital signal processing with software defined radio techniques applied in FPGA environment. It is written entirely in Polish language, except english abstract
fpga
hardware
signal-processing
verilog
sdr
altera
digital-signal-processing
digital-design
dcf77
dcf-decoder
altera-fpga
-
Updated
May 22, 2018 - Verilog