A simulation of a 3-digit password lock on FPGA using Verilog HDL.
-
Updated
Oct 29, 2020 - Verilog
A simulation of a 3-digit password lock on FPGA using Verilog HDL.
Door Lock with provision to set the password in Real Time
Add a description, image, and links to the door-lock topic page so that developers can more easily learn about it.
To associate your repository with the door-lock topic, visit your repo's landing page and select "manage topics."