Simple design of a encryptor which takes input from the ouput of other components and a key and outputs a ciphertext.
-
Updated
Mar 27, 2018 - VHDL
Simple design of a encryptor which takes input from the ouput of other components and a key and outputs a ciphertext.
Add a description, image, and links to the encrytption topic page so that developers can more easily learn about it.
To associate your repository with the encrytption topic, visit your repo's landing page and select "manage topics."