A tutorial on the usage of AXI4-Lite and AXI4-Stream Interfaces on HW Accelerators generated through High-Level Synthesis (HLS)
-
Updated
Jul 15, 2016 - Tcl
A tutorial on the usage of AXI4-Lite and AXI4-Stream Interfaces on HW Accelerators generated through High-Level Synthesis (HLS)
High-Level Synthesis project for latency optimisation under area constraints
Design of High-Level Synthesis of Xilinx FFT IP core via FFT library
Add a description, image, and links to the high-level-synthesis topic page so that developers can more easily learn about it.
To associate your repository with the high-level-synthesis topic, visit your repo's landing page and select "manage topics."