Synthesizable SystemVerilog IP-Core of the I2S Receiver
-
Updated
Jun 7, 2020 - SystemVerilog
Synthesizable SystemVerilog IP-Core of the I2S Receiver
Add a description, image, and links to the i2s topic page so that developers can more easily learn about it.
To associate your repository with the i2s topic, visit your repo's landing page and select "manage topics."