A serial and parallel logic fault simulator on gate level netlists.
-
Updated
May 18, 2020 - TeX
A serial and parallel logic fault simulator on gate level netlists.
Add a description, image, and links to the iscas topic page so that developers can more easily learn about it.
To associate your repository with the iscas topic, visit your repo's landing page and select "manage topics."