It's a simple verilog based MIPS microarchitecture hardware design.
-
Updated
Jul 1, 2021 - SystemVerilog
It's a simple verilog based MIPS microarchitecture hardware design.
A full gate-level circuit implemented by C, representing the datapath for a reduced MIPS ISA.
Computer Organization and Architecture Coursework
Add a description, image, and links to the mips-isa topic page so that developers can more easily learn about it.
To associate your repository with the mips-isa topic, visit your repo's landing page and select "manage topics."