Tools for working with circuits as graphs in python
-
Updated
Nov 17, 2023 - Verilog
Tools for working with circuits as graphs in python
This is a demo for still image compression application
This repository offers a compact design verification flow using OpenLANE. Scripts cover synthesis correctness, functional and power verification, DRC/LVS, timing analysis, and reliability checks. Contributions are welcome.
Add a description, image, and links to the netlist topic page so that developers can more easily learn about it.
To associate your repository with the netlist topic, visit your repo's landing page and select "manage topics."