Network on Chip Implementation written in SytemVerilog
-
Updated
Aug 27, 2022 - SystemVerilog
Network on Chip Implementation written in SytemVerilog
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
Senior Project for [ECE5545]: AXI NOC with Embedded ECC and HARQ
Add a description, image, and links to the noc topic page so that developers can more easily learn about it.
To associate your repository with the noc topic, visit your repo's landing page and select "manage topics."