Simple SDRAM controller written in SystemVerilog
-
Updated
Jun 1, 2022 - SystemVerilog
Simple SDRAM controller written in SystemVerilog
A HDL SDRAM controller designed for retro hardware and FPGAs
High-Speed SystemVerilog SDRAM Controller
Add a description, image, and links to the sdram topic page so that developers can more easily learn about it.
To associate your repository with the sdram topic, visit your repo's landing page and select "manage topics."