sdram
Here are 41 public repositories matching this topic...
SPD Reader & Writer with Software Write Protection capabilities supporting Arduino and SMBus
-
Updated
Jun 23, 2024 - C#
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
-
Updated
Sep 7, 2020 - Verilog
SDRAM controller optimized to a memory bandwidth of 316MB/s
-
Updated
Aug 16, 2021 - Verilog
Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation conditions. It was developed for the FloripaSat-2 CubeSat mission.
-
Updated
Sep 7, 2021 - VHDL
Projects using the Sipeed Tang Primer FPGA development board
-
Updated
Dec 6, 2020 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Jul 8, 2021 - Verilog
Simple SDRAM Controller for DE10-Lite.
-
Updated
Jan 20, 2019 - Verilog
SDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol
-
Updated
Jul 1, 2022 - HTML
Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller
-
Updated
Oct 30, 2017 - Verilog
SDRAM Tester implemented in FPGA
-
Updated
May 1, 2021 - VHDL
Improve this page
Add a description, image, and links to the sdram topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sdram topic, visit your repo's landing page and select "manage topics."