-
Updated
Mar 16, 2019 - Verilog
#
uart-tx
Here are 6 public repositories matching this topic...
Basys 3 UART Tx for COMPE470L class
-
Updated
Mar 17, 2019 - Verilog
300 baud 8N1 UART transmitter with limited character set (0x40..0x5F) loading as ASIC design
-
Updated
Sep 30, 2022 - Verilog
Design of Universal Asynchronous Receiver Transmitter Interface using verilog HDL
-
Updated
Nov 30, 2023 - Verilog
Must-have verilog systemverilog modules
spi-interface
fpga
hls
encoder
delay
tcl
verilog
debounce
xilinx
synchronizer
uart
altera
uart-verilog
fifo
pwm
uart-protocol
spi-master
uart-controller
uart-tx
uart-receiver
-
Updated
Jul 6, 2024 - Verilog
verilog-uart
-
Updated
Jul 7, 2024 - Verilog
Improve this page
Add a description, image, and links to the uart-tx topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the uart-tx topic, visit your repo's landing page and select "manage topics."