Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
-
Updated
Dec 19, 2021 - Verilog
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
Design of Banked Memory Access Unit for Load Store Instructions of a 32-bit Vector Processor
Add a description, image, and links to the vector-processor topic page so that developers can more easily learn about it.
To associate your repository with the vector-processor topic, visit your repo's landing page and select "manage topics."