Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀
-
Updated
Mar 3, 2024 - SystemVerilog
Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀
Basics of UVM via an APB slave
ATM-Utopia module and testbench.
Example which helps understand modelling of a simple SV TB. For UVM implementation refer the repository "fifo_tb_uvm".
This repository hosts examples and documentation for System Verilog used for Testbench Development
Add a description, image, and links to the verification-methodologies topic page so that developers can more easily learn about it.
To associate your repository with the verification-methodologies topic, visit your repo's landing page and select "manage topics."