Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
-
Updated
Sep 3, 2019 - Perl
Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
Add a description, image, and links to the verilog-code topic page so that developers can more easily learn about it.
To associate your repository with the verilog-code topic, visit your repo's landing page and select "manage topics."