Skip to content
View tymcgrew's full-sized avatar
Block or Report

Block or report tymcgrew

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. RISC-V RISC-V Public

    An implementation of the RISC-V 32I ISA on an Altera FPGA in Verilog with a cache and process-switching OS

    Verilog 7 1

  2. RFID_SmartLock RFID_SmartLock Public

    IOT RFID Smart Lock with Peripherals using ESP-32

    C++

  3. EEPROM_Data_Logger EEPROM_Data_Logger Public

    6kHz 8-bit data logger using SPI ADC & I2C EEPROM with an FPGA

    Verilog 1

  4. AVL-Tree AVL-Tree Public

    A Java implementation of an AVL self-balancing binary search tree that stores key-value pairs

    Java